Extraction of Trap Depth in Flash Cell Having Arch-Active Structure

スポンサーリンク

概要

• 論文の詳細を見る
• 2009-07-25

著者

• Park Byung‐gook

  School Of Electrical Engineering Seoul National University

• Park Byung-gook

  School Of Electrical Engineering Seoul National University

• Park Byung‐gook

  Seoul National Univ. Seoul Kor

• Lee J

  School Of Electrical Engineering Seoul National University

• KANG Daewoong

  School of Electrical Engineering, Seoul National University

• YANG Seungwon

  School of Electrical Engineering, Seoul National University

• LEE Jong

  School of Electrical Engineering, Seoul National University

• SHIN Hyungcheol

  School of Electrical Engineering, Seoul National University

• Lee J

  Inter-university Semiconductor Research Center And School Of Electrical Engineering And Computer Sci

• Lee Jong

  School Of Adv. Mat. Sci. & Eng. Sungkyunkwan Univ.

• Lee Joung-eob

  Inter-university Semiconductor Research Center And School Of Electrical Engineering And Computer Sci

• Shin Hyungcheol

  Inter-university Semiconductor Research Center (isrc) And School Of Electrical Engineering And Compu

• Shin Hyungcheol

  School Of Electrical Engineering And Computer Science Seoul National University

• Lee Jong

  Inter-university Semiconductor Research Center And School Of Electrical Engineering Seoul National U

• Kang Daewoong

  School Of Electrical Engineering Seoul National University

• Yang Seungwon

  School Of Electrical Engineering Seoul National University

• Park Byung-gook

  Inter-university Semiconductor Research Center (isrc) And School Of Electrical Engineering Seoul Nat

• Lee Jong

  Inter-university Semiconductor Research Center (isrc) And School Of Electrical Engineering Seoul Nat

• Lee Jong

  Inter-university Semiconductor Research Center School Of Electrical Engineering Seoul Nat'l Uni

• Park Byung-gook

  School Of Electrical Engineering And Computer Sciences And The Inter-university Semiconductor Resear

• Park Byung-gook

  Inter-university Semiconductor Research Center And School Of Electrical Engineering Seoul National U

• Yang Seungwon

  School of Electrical Engineering and Computer Science, Seoul National University, #059, San 56-1, Sillim-dong, Kwanak-gu, Seoul 151-742, Korea

• Shin Hyungcheol

  School of Electrical Eng.

• Park Byung-Gook

  School of EECS and ISRC, Seoul National University, Seoul 151-742, Korea

関連論文

• 24GHz Low Noise Amplifier Design in 65nm CMOS Technology with Inter-Stage Matching Optimization(Session8B: High-Frequency, Photonic and Sensing Devices)
• 2P4-3 横振動により接合された高延性ENIGめっき電極の評価(ポスターセッション)
• Side-Gate Design Optimization of 50nm MOSFETs with Electrically Induced Source/Drain
• Characteristic of Dual-Gate Single Electron Transistor (DG-SET) with extended channel using shallow doping and sidewall patterning for suppressing MOS current(Session 9B : Nano-Scale devices and Physics)
• A New Cone-Type 1T DRAM Cell(Session 2A : Memory 1)
• A New Cone-Type 1T DRAM Cell(Session 2A : Memory 1)
• Characteristic of Dual-Gate Single Electron Transistor (DG-SET) with extended channel using shallow doping and sidewall patterning for suppressing MOS current(Session 9B : Nano-Scale devices and Physics)
• Nanoscale Multi-Line Patterning Using Sidewall Structure
• Single-Electron MOS Memory with a Defined Quantum Dot Based on Conventional VLSI Technology
• Single-Electron Transistors with Sidewall Depletion Gates on a Silicon-On-Insulator Nano-Wire
• Single Electron Transistors with Sidewall Depletion Gates on a Silicon-On-Insulator Nano-Wire
• Single Electron Memory with a Defined Poly-Si Dot Based on Conventional VLSI Technology
• Independent Gate Twin-bit SONOS Flash Memory with Split-gate Effect(Session 8A : Memory 2)
• Extraction of Trap Depth in Flash Cell Having Arch-Active Structure
• Design and Simulation of Self-Aligned Vertical Island Single Electron Transistor (VI-SET) with Electrical Tunneling Barrier
• Study on Dependence of Self-Boosting Channel Potential on Device Scale and Doping Concentration in 2-D and 3-D NAND-Type Flash Memory Devices
• Design and Simulation of Self-Aligned Vertical Island Single Electron Transistor (VI-SET) with Electrical Tunneling Barrier
• Study on Dependence of Self-Boosting Channel Potential on Device Scale and Doping Concentration in 2-D and 3-D NAND-Type Flash Memory Devices
• Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for Room Temperature Operation
• Application of the Compact Channel Thermal Noise Model of Short Channel MOSFETs to CMOS RFIC Design
• Charge Injection Path of Bottom-Contact Organic Thin-Film Transistors(Session4B: Emerging Devices II)
• Design of Vertical Nonvolatile Memory Device Considering Gate-Induced Barrier Lowering (GIBL)(Session4A: Nonvolatile Memory)
• 3-dimensional Terraced NAND (3D TNAND) Flash Memory(Session4A: Nonvolatile Memory)
• Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for room temperature operation(Session3: Emerging Devices I)
• Charge Injection Path of Bottom-Contact Organic Thin-Film Transistors(Session4B: Emerging Devices II)
• Design of Vertical Nonvolatile Memory Device Considering Gate-Induced Barrier Lowering (GIBL)(Session4A: Nonvolatile Memory)
• 3-dimensional Terraced NAND (3D TNAND) Flash Memory(Session4A: Nonvolatile Memory)
• Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for room temperature operation(Session3: Emerging Devices I)
• Characterization of 2-bit Recessed Channel Memory with Lifted-Charge Trapping Node (L-CTN) Scheme
• Establishing Read Operation Bias Schemes for 3-D Pillar Structure Flash Memory Devices to Overcome Paired Cell Interference (PCI)
• Self-Aligned Dual-Gate Single-Electron Transistors (DG-SETs)
• An Analytic Current-Voltage Equation for Top-contact OTFTs Including the Effects of Variable Series Resistance
• Spatial Distribution of Channel Thermal Noise in Short-Channel MOSFETs
• Low Hysteresis Organic Thin-Film Transistors and Inverters with Hybrid Gate Dielectric
• Pentacene TFTs Fabricated by High-aspect Ratio Metal Shadow Mask
• Threshold Voltage Roll-off Mechanisms in SONOS Flash Memory in Retention Mode Including Trapped Charge Redistribution Effect(Session 2A : Memory 1)
• Independent Gate Twin-bit SONOS Flash Memory with Split-gate Effect(Session 8A : Memory 2)
• Threshold Voltage Roll-off Mechanisms in SONOS Flash Memory in Retention Mode Including Trapped Charge Redistribution Effect(Session 2A : Memory 1)
• Dual-gate single-electron transistor with silicon nano wire channel and surrounding side gates (Special issue: Solid state devices and materials)
• Multi-level reading method by using PCI (Paired Cell Interference) in vertical NAND flash memory
• Multi-level reading method by using PCI (Paired Cell Interference) in vertical NAND flash memory
• Simulation of Retention Characteristics in Double-Gate Structure Multi-bit SONOS Flash Memory(Session4A: Nonvolatile Memory)
• Simulation of Retention Characteristics in Double-Gate Structure Multi-bit SONOS Flash Memory(Session4A: Nonvolatile Memory)
• Improving the Cell Characteristics Using SiN Liner at Active Edge in 4G NAND Flash
• Establishing read operation bias schemes for 3-D pillar-structure flash memory devices to overcome paired cell interference (PCI) (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Establishing read operation bias schemes for 3-D pillar-structure flash memory devices to overcome paired cell interference (PCI) (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Analyses on Current Characteristics of 3-D MOSFET Determined by Junction Doping Profiles for Nonvolatile Memory Devices(Novel MOSFET Structures,Fundamentals and Applications of Advanced Semiconductor Devices)
• Capacitorless DRAM Cell with Highly Scalable Surrounding Gate Structure
• Analyses on Current Characteristics of 3-D MOSFET Nonvolatile Memory Devices Determined by Junction Doping Profiles(Session 7A Silicon Devices IV,AWAD2006)
• Analyses on Current Characteristics of 3-D MOSFET Nonvolatile Memory Devices Determined by Junction Doping Profiles(Session 7A Silicon Devices IV,AWAD2006)
• Analyses on Current Characteristics of 3-D MOSFET Nonvolatile Memory Devices Determined by Junction Doping Profiles
• Fuzzy Logic-Based Quantized Event Filter for RFID Data Processing
• Simulation Study on Dependence of Channel Potential Self-Boosting on Device Scale and Doping Concentration in 2-D and 3-D NAND-Type Flash Memory Devices
• Simulation of Gate-All-Around Tunnel Field-Effect Transistor with an n-Doped Layer
• Simulation of Retention Characteristics in Double-Gate Structure Multi-Bit SONOS Flash Memory
• 3-Dimensional Terraced NAND (3D TNAND) Flash Memory-Stacked Version of Folded NAND Array
• Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for Room Temperature Operation
• Application of the Compact Channel Thermal Noise Model of Short Channel MOSFETs to CMOS RFIC Design
• Characterization of 2-bit Recessed Channel Memory with Lifted-Charge Trapping Node (L-CTN) Scheme
• Establishing Read Operation Bias Schemes for 3-D Pillar Structure Flash Memory Devices to Overcome Paired Cell Interference (PCI)
• Full-swing pentacene organic inverter with long-channel driver and short-channel load
• Complementary Self-Biased Logics Based on Single-Electron Transistor (SET)/CMOS Hybrid Process
• A Highly Scalable Split-Gate SONOS Flash Memory with Programmable-Pass and Pure-Select Transistors for Sub-90-nm Technology
• Silicon Quantum Tunneling Devices - FIBTET and MOSET
• Channel Doping Engineering with Indium as an Alternative p-Type Dopant
• Control of the Microstructure of (Pb, La) TiO_3 Thin Films by Metal-Organic Chemical Vapor Deposition Using a Solid Delivery System for Ferroelectric Domain Memory
• Design and Simulation of Asymmetric MOSFETs(Junction Formation and TFT Reliability,Fundamentals and Applications of Advanced Semiconductor Devices)
• Novel Gate-All-Around MOSFETs with Self-Aligned Structure
• Synchronous Mirror Delay for Multi-phase Locking
• Synchronous Mirror Delay for Multi-phase Locking
• Simple Wide-Band Metal-Insulator-Metal (MIM) Capacitor Model for RF Applications and Effect of Substrate Grounded Shields
• Design Consideration for Vertical Nonvolatile Memory Device Regarding Gate-Induced Barrier Lowering (GIBL)
• Accurate Extraction of Mobility, Effective Channel Length, and Source/Drain Resistance in 60nm MOSFETs
• Design and simulation of single hole transistor with tunneling barrier formed by fixed charge (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Design and simulation of single hole transistor with tunneling barrier formed by fixed charge (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Properties of the p^+ poly-Si Gate Fabricated Using the As Preamorphization Method
• As Preamorphization of the Predeposited Amorphous Si Layer for the Formation of the Silicided Ultra Shallow p^+-n Junction
• Degradation and Recovery Phenomena of Thin Gate Oxide Films under Dynamic Negative-Bias Temperature Instability (NBTI) Stress (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
• Degradation and Recovery Phenomena of Thin Gate Oxide Films under Dynamic Negative-Bias Temperature Instability (NBTI) Stress (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
• Isolation of 151 Mutants that Have Developmental Defects from T-DNA Tagging
• Anomalous Noise Degradation Caused by Device Size Effects in SOI MOSFETs
• On the Bit Error Probability of 16DAPSK in a Frequency-Selective Fast Rayleigh Fading Channel with Cochannel Interference
• Active Channel Reservation for Coexistence Mechanism (ACROS) for IEEE 802.15.4 and IEEE 802.11
• 24GHz Low Noise Amplifier Design in 65nm CMOS Technology with Inter-Stage Matching Optimization(Session8B: High-Frequency, Photonic and Sensing Devices)
• Dependence of Contact Resistance on Substrate Doping and Impact of Mixed Ion Implantation
• Electronic Structure Simulation of Chromium Aluminum Oxynitride by Discrete Variational-Xa Method and X-Ray Photoelectron Spectroscopy
• Lateral Silicon Field-Emission Devices using EIectron Beam Lithography
• Silicon Nano-Crystal Memory with Tunneling Nitride
• Metal FEAs Fabricated with Local Oxidation of Polysilicon for Large-Area Display Applications
• Metal FEAs Fabricated with Local Oxidation of Polysilicon for Large-Area Display Applications
• Monte Carlo Simulation of Single-Electron Nanocrystal Memories
• Non-Quasi-Static Small-Signal Model of RF MOSFETs Valid up to 110GHz
• CARS temperature measurement in a Liquid Kerosene fueled Gas Turbine Combustor Sector Rigs(Measurement, Temperature)
• 4-bit FinFET SONOS flash memory: Optimization of structure and 3D numerical simulation (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• 4-bit FinFET SONOS flash memory: Optimization of structure and 3D numerical simulation (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• A New 1T DRAM Cell : Cone Type 1T DRAM Cell
• Effects of Conductive Defects on Unipolar RRAM for the Improvement of Resistive Switching Characteristics
• Novel Three Dimensional (3D) NAND Flash Memory Array Having Tied Bit-line and Ground Select Transistor (TiGer)
• Comparative Study on Top- and Bottom-Source Vertical-Channel Tunnel Field-Effect Transistors
• Study on Threshold Voltage Control of Tunnel Field-Effect Transistors Using V_T-Control Doping Region

もっと見る 閉じる

スポンサーリンク