Synchronous Mirror Delay for Multi-phase Locking

スポンサーリンク

概要

• 論文の詳細を見る

• A multi-phase synchronous circuit suited for DDR(double data rate) specification was designed using a SMD(synchronous mirror delay). The synchronizing error of the SMD was reduced under the delay time of unit delay stage by compensation characteristics of detecting circuit. By the compensating effect of the detecting circuit the synchronizing error of the SMD could be reduced to ±17ps for zero phase, which is smaller than the delay time of unit delay stage. For the multi-phase (90° in this paper) clock generation circuit including the SMD, the clock receiver, the clock driver and other additional circuits, the synchronizing error was less than ±40ps.

• 社団法人電子情報通信学会の論文
• 2002-06-24

著者

• Park Byung

  School Of Electrical Engineering Seoul National University

• Park Byung

  School Of Electrical Engeneering Seoul National University

• Lee J

  School Of Electrical Engineering Seoul National University

• LEE Jong

  School of Electrical Engineering, Seoul National University

• Lee Jong

  School Of Adv. Mat. Sci. & Eng. Sungkyunkwan Univ.

• Park B

  School Of Electrical Engineering Seoul National University

• Yoon Yong

  School Of Electrical Engineering Seoul National University

• Cho Uk

  Samsung Electronics Corp.

• Byun Hyun

  Samsung Electronics Corp.

• Lee Jae

  Korea Research Institute Of Chemical Technology

• Kim Nam

  Samsung Electronics Corp.

• Lee Jong

  Inter-university Semiconductor Research Center And School Of Electrical Engineering Seoul National U

関連論文

• 2P4-3 横振動により接合された高延性ENIGめっき電極の評価(ポスターセッション)
• Characteristic of Dual-Gate Single Electron Transistor (DG-SET) with extended channel using shallow doping and sidewall patterning for suppressing MOS current(Session 9B : Nano-Scale devices and Physics)
• A New Cone-Type 1T DRAM Cell(Session 2A : Memory 1)
• A New Cone-Type 1T DRAM Cell(Session 2A : Memory 1)
• Characteristic of Dual-Gate Single Electron Transistor (DG-SET) with extended channel using shallow doping and sidewall patterning for suppressing MOS current(Session 9B : Nano-Scale devices and Physics)
• Single Electron Memory with a Defined Poly-Si Dot Based on Conventional VLSI Technology
• Independent Gate Twin-bit SONOS Flash Memory with Split-gate Effect(Session 8A : Memory 2)
• Extraction of Trap Depth in Flash Cell Having Arch-Active Structure
• Design and Simulation of Self-Aligned Vertical Island Single Electron Transistor (VI-SET) with Electrical Tunneling Barrier
• Study on Dependence of Self-Boosting Channel Potential on Device Scale and Doping Concentration in 2-D and 3-D NAND-Type Flash Memory Devices
• Design and Simulation of Self-Aligned Vertical Island Single Electron Transistor (VI-SET) with Electrical Tunneling Barrier
• Study on Dependence of Self-Boosting Channel Potential on Device Scale and Doping Concentration in 2-D and 3-D NAND-Type Flash Memory Devices
• Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for Room Temperature Operation
• Application of the Compact Channel Thermal Noise Model of Short Channel MOSFETs to CMOS RFIC Design
• Charge Injection Path of Bottom-Contact Organic Thin-Film Transistors(Session4B: Emerging Devices II)
• Design of Vertical Nonvolatile Memory Device Considering Gate-Induced Barrier Lowering (GIBL)(Session4A: Nonvolatile Memory)
• 3-dimensional Terraced NAND (3D TNAND) Flash Memory(Session4A: Nonvolatile Memory)
• Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for room temperature operation(Session3: Emerging Devices I)
• Charge Injection Path of Bottom-Contact Organic Thin-Film Transistors(Session4B: Emerging Devices II)
• Design of Vertical Nonvolatile Memory Device Considering Gate-Induced Barrier Lowering (GIBL)(Session4A: Nonvolatile Memory)
• 3-dimensional Terraced NAND (3D TNAND) Flash Memory(Session4A: Nonvolatile Memory)
• Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for room temperature operation(Session3: Emerging Devices I)
• Characterization of 2-bit Recessed Channel Memory with Lifted-Charge Trapping Node (L-CTN) Scheme
• Establishing Read Operation Bias Schemes for 3-D Pillar Structure Flash Memory Devices to Overcome Paired Cell Interference (PCI)
• Self-Aligned Dual-Gate Single-Electron Transistors (DG-SETs)
• An Analytic Current-Voltage Equation for Top-contact OTFTs Including the Effects of Variable Series Resistance
• Spatial Distribution of Channel Thermal Noise in Short-Channel MOSFETs
• Pentacene TFTs Fabricated by High-aspect Ratio Metal Shadow Mask
• Threshold Voltage Roll-off Mechanisms in SONOS Flash Memory in Retention Mode Including Trapped Charge Redistribution Effect(Session 2A : Memory 1)
• Independent Gate Twin-bit SONOS Flash Memory with Split-gate Effect(Session 8A : Memory 2)
• Threshold Voltage Roll-off Mechanisms in SONOS Flash Memory in Retention Mode Including Trapped Charge Redistribution Effect(Session 2A : Memory 1)
• Dual-gate single-electron transistor with silicon nano wire channel and surrounding side gates (Special issue: Solid state devices and materials)
• Improving the Cell Characteristics Using SiN Liner at Active Edge in 4G NAND Flash
• Establishing read operation bias schemes for 3-D pillar-structure flash memory devices to overcome paired cell interference (PCI) (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Establishing read operation bias schemes for 3-D pillar-structure flash memory devices to overcome paired cell interference (PCI) (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Analyses on Current Characteristics of 3-D MOSFET Nonvolatile Memory Devices Determined by Junction Doping Profiles
• Fuzzy Logic-Based Quantized Event Filter for RFID Data Processing
• Simulation Study on Dependence of Channel Potential Self-Boosting on Device Scale and Doping Concentration in 2-D and 3-D NAND-Type Flash Memory Devices
• Simulation of Gate-All-Around Tunnel Field-Effect Transistor with an n-Doped Layer
• Simulation of Retention Characteristics in Double-Gate Structure Multi-Bit SONOS Flash Memory
• 3-Dimensional Terraced NAND (3D TNAND) Flash Memory-Stacked Version of Folded NAND Array
• Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for Room Temperature Operation
• Application of the Compact Channel Thermal Noise Model of Short Channel MOSFETs to CMOS RFIC Design
• Characterization of 2-bit Recessed Channel Memory with Lifted-Charge Trapping Node (L-CTN) Scheme
• Establishing Read Operation Bias Schemes for 3-D Pillar Structure Flash Memory Devices to Overcome Paired Cell Interference (PCI)
• Complementary Self-Biased Logics Based on Single-Electron Transistor (SET)/CMOS Hybrid Process
• Channel Doping Engineering with Indium as an Alternative p-Type Dopant
• Control of the Microstructure of (Pb, La) TiO_3 Thin Films by Metal-Organic Chemical Vapor Deposition Using a Solid Delivery System for Ferroelectric Domain Memory
• Synchronous Mirror Delay for Multi-phase Locking
• Synchronous Mirror Delay for Multi-phase Locking
• Design Consideration for Vertical Nonvolatile Memory Device Regarding Gate-Induced Barrier Lowering (GIBL)
• Accurate Extraction of Mobility, Effective Channel Length, and Source/Drain Resistance in 60nm MOSFETs
• Design and simulation of single hole transistor with tunneling barrier formed by fixed charge (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Design and simulation of single hole transistor with tunneling barrier formed by fixed charge (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Properties of the p^+ poly-Si Gate Fabricated Using the As Preamorphization Method
• As Preamorphization of the Predeposited Amorphous Si Layer for the Formation of the Silicided Ultra Shallow p^+-n Junction
• Degradation and Recovery Phenomena of Thin Gate Oxide Films under Dynamic Negative-Bias Temperature Instability (NBTI) Stress (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
• Degradation and Recovery Phenomena of Thin Gate Oxide Films under Dynamic Negative-Bias Temperature Instability (NBTI) Stress (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
• Predicting Diametral Creep of the Pressure Tubes in CANDU Reactors Using Fuzzy Neural Networks
• Isolation of 151 Mutants that Have Developmental Defects from T-DNA Tagging
• Anomalous Noise Degradation Caused by Device Size Effects in SOI MOSFETs
• On the Bit Error Probability of 16DAPSK in a Frequency-Selective Fast Rayleigh Fading Channel with Cochannel Interference
• Active Channel Reservation for Coexistence Mechanism (ACROS) for IEEE 802.15.4 and IEEE 802.11
• Dependence of Contact Resistance on Substrate Doping and Impact of Mixed Ion Implantation
• Resonant Photoemission Spectroscopy and Theoretical Calculation of the Valence Band Structure in Chromium Aluminum Oxynitride
• Electronic Structure Simulation of Chromium Aluminum Oxynitride by Discrete Variational-Xa Method and X-Ray Photoelectron Spectroscopy
• Si Nanocrystal Memory Cell with Room-Temperature Single Electron Effects
• Lateral Silicon Field-Emission Devices using EIectron Beam Lithography
• Silicon Nano-Crystal Memory with Tunneling Nitride
• Metal FEAs Fabricated with Local Oxidation of Polysilicon for Large-Area Display Applications
• Metal FEAs Fabricated with Local Oxidation of Polysilicon for Large-Area Display Applications
• Monte Carlo Simulation of Single-Electron Nanocrystal Memories
• Remote Fabrication of DUPIC Fuel Pellets in a Hot Cell under Quality Assurance Program
• Non-Quasi-Static Small-Signal Model of RF MOSFETs Valid up to 110GHz
• ICONE11-36188 ALARA REVIEW OF THE MAINTENANCE AND REPAIR JOBS OF REPETITIVE HIGH RADIATION DOSE AT KORI UNIT 3 & 4
• CARS temperature measurement in a Liquid Kerosene fueled Gas Turbine Combustor Sector Rigs(Measurement, Temperature)
• Development of Operator Action Time for SBLOCA during Plant Shutdown Operation in Power-uprated Kori 3 and 4
• Optimization for Setpoints of Steam Generator Water Level Control Systems in Power-uprated YGN 1 & 2 and Kori 3 & 4
• An advanced method for the determination of carboxyl methyl esterase activity using gas chromatography-chemical ionization-mass spectrometry
• Extraction of Vertical, Lateral Locations and Energies of Hot-Electrons-Induced Traps through the Random Telegraph Noise
• Improving the Cell Characteristics Using SiN Liner at Active Edge in 4 Gbits NAND Flash Memories
• Complementary Self-Biased Logics Based on Single-Electron Transistor (SET)/CMOS Hybrid Process
• Monte Carlo Simulation of Single-Electron Nanocrystal Memories
• Highly Manufacturable and Reliable 80-nm Gate Twin Silicon–Oxide–Nitride–Oxide–Silicon Memory Transistor
• Characterization of Sensitivity and Resolution of Silicon Resistive Probe

もっと見る 閉じる

スポンサーリンク