Si Nanocrystal Memory Cell with Room-Temperature Single Electron Effects
スポンサーリンク
概要
- 論文の詳細を見る
- Publication Office, Japanese Journal of Applied Physics, Faculty of Science, University of Tokyoの論文
- 2001-02-01
著者
-
Lee Jae
Korea Research Institute Of Chemical Technology
-
Shin Hyungcheol
Department Of Electrical Engineering And Computer Science Korea Advanced Institute Of Science And Te
-
Kim Ilgweon
Department Of Electrical Engineering And Computer Science Korea Advanced Institute Of Science And Te
-
HAN Sangyeon
Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and T
-
HAN Kwangseok
Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and T
-
LEE Jongho
School of Electrical Engineering, Wonkwang University
関連論文
- Synchronous Mirror Delay for Multi-phase Locking
- Synchronous Mirror Delay for Multi-phase Locking
- Properties of the p^+ poly-Si Gate Fabricated Using the As Preamorphization Method
- As Preamorphization of the Predeposited Amorphous Si Layer for the Formation of the Silicided Ultra Shallow p^+-n Junction
- Predicting Diametral Creep of the Pressure Tubes in CANDU Reactors Using Fuzzy Neural Networks
- Resonant Photoemission Spectroscopy and Theoretical Calculation of the Valence Band Structure in Chromium Aluminum Oxynitride
- Electronic Structure Simulation of Chromium Aluminum Oxynitride by Discrete Variational-Xa Method and X-Ray Photoelectron Spectroscopy
- Si Nanocrystal Memory Cell with Room-Temperature Single Electron Effects
- Lateral Silicon Field-Emission Devices using EIectron Beam Lithography
- Silicon Nano-Crystal Memory with Tunneling Nitride
- Metal FEAs Fabricated with Local Oxidation of Polysilicon for Large-Area Display Applications
- Metal FEAs Fabricated with Local Oxidation of Polysilicon for Large-Area Display Applications
- 40nm Electron Beam Patterning by Optimization of Digitizing Method and Post Exposure Bake and its Application to Silicon Nano-Fabrication
- 40nm Electron Beam Patterning by Optimization of Digitizing Method and Post Exposure Bake and its Application to Silicon Nano-Fabrication
- 40nm Electron Beam Patterning by Optimization of Digitizing Method and Post Exposure Bake and its Application to Silicon Nano-Fabrication
- Remote Fabrication of DUPIC Fuel Pellets in a Hot Cell under Quality Assurance Program
- Gate-Induced Drain Leakage Currents in Metal Oxide Semiconductor Field Effect Transistors with High-κ Dielectric
- A New CMOS Passive Mixer with High Linearity
- ICONE11-36188 ALARA REVIEW OF THE MAINTENANCE AND REPAIR JOBS OF REPETITIVE HIGH RADIATION DOSE AT KORI UNIT 3 & 4
- A Nano-Structure Memory with Silicon on Insulator Edge Channel and a Nano Dot
- Development of Operator Action Time for SBLOCA during Plant Shutdown Operation in Power-uprated Kori 3 and 4
- Optimization for Setpoints of Steam Generator Water Level Control Systems in Power-uprated YGN 1 & 2 and Kori 3 & 4
- ED2000-80 / SDM2000-80 MOS Memory Using Si Nanocrystals Formed by Wet Etching of Poly-Silicon Along Grain Boundaries
- Si Nanocrystal Memory Cell with Room-Temperature Single Electron Effects
- A New Physical RF Model of Junction Varactors