40nm Electron Beam Patterning by Optimization of Digitizing Method and Post Exposure Bake and its Application to Silicon Nano-Fabrication
スポンサーリンク
概要
- 論文の詳細を見る
We experimented on the 40nm paterning using E-beam lithography system. SAL601 negative E-beam resist was used for this experiment. In order to utilize the maximum ability of E-beam system, we reduced the PR thickness to 100nm, and the field size to 200μm. Then, PEB(Post Expose Bake) time and temperature, which is one of the very important factors for nano-patterning, were reduced for minimum line width. In addition, digitizing was optimized for better results. Quantum wire and quantum dot which can be used for nano-scale memory device, such as single electron memory device, were fabricated using these developed lithography technique.
- 社団法人電子情報通信学会の論文
- 1999-07-22
著者
-
Lee Kwyro
Department of Electrical Engineering, Korea Advanced Institute of Science and Technology
-
Lee K
Korea Advanced Inst. Sci. And Technol. Kor
-
Lee Kwyro
Department Of Eecs Korea Advanced Institute Of Science And Technology
-
Shin Hyungcheol
Department Of Electrical Engineering And Computer Science Korea Advanced Institute Of Science And Te
-
Shin Hyungcheol
Department Of Electrical Engineering And Computer Science Kaist
-
HAN Sangyeon
Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and T
-
Park Taejun
Department of Electrical Engineering, KAIST
-
Kim Bonkee
Department of Electrical Engineering, KAIST
-
Han Sangyeon
Department Of Electrical Engineering Kaist
-
Han Sangyeon
Department Of Electrical Engineering And Computer Science Korea Advanced Institute Of Science And Te
-
Kim Bonkee
Rf Products. System Lsi Business Semiconductor Samsung Electronics
-
Park Taejun
Department Of Electrical Engineering Kaist
-
Shin Hyungcheol
Department of Electrical Engineering, KAIST
-
Lee Kwyro
Department of EE, Korea Advanced Institute of Science and Technology (KAIST)
関連論文
- Fabrication and Characterization of a Quantum Dot Flash Memory
- Fabrication and Characterization of a Quantum Dot Flash Memory
- Fabrication and Characterization of a Quantum Dot Flash Memory
- Effects of F^+ Implantation on the Characteristics of Poly-Si Films and Low-Temperature n-ch Poly-Si Thin-Film Transistors
- Pseudo Floating Point Representation for Non-binary Turbo Decoder Extrinsic Information Memory Reduction(Fundamental Theories for Communications)
- Reverse Tracing of Forward State Metric in Log-MAP and MAX-Log-MAP Decoders with Fixed Point Precision(Regurlar Section)
- Si Nanocrystal Memory Cell with Room-Temperature Single Electron Effects
- Lateral Silicon Field-Emission Devices using EIectron Beam Lithography
- Silicon Nano-Crystal Memory with Tunneling Nitride
- A New High Speed Switching Bipolar Power Transistor with Corrugated Base Junctions
- Distribution of Trapped Electron and Hole in Thin SiO_2 Film
- A Low Power Highly linear Cascoded Multiple Gated Transistor CMOS RF Amplifier with 10dB IP3 Improvement
- A Low Power Highly linear Cascoded Multiple Gated Transistor CMOS RF Amplifier with 10dB IP3 Improvement
- 40nm Electron Beam Patterning by Optimization of Digitizing Method and Post Exposure Bake and its Application to Silicon Nano-Fabrication
- 40nm Electron Beam Patterning by Optimization of Digitizing Method and Post Exposure Bake and its Application to Silicon Nano-Fabrication
- 40nm Electron Beam Patterning by Optimization of Digitizing Method and Post Exposure Bake and its Application to Silicon Nano-Fabrication
- Characteristics of Tunneling Nitride Grown by Electron Cyclotron Resonance Nitrogen-Plasma Nitridation and Its Application to Low-Voltage Electrical Erasable-Programmable Read-Only Memory
- Characteristics of Tunneling Nitride Grown by Electron Cyclotron Resonance Nitrogen Plasma Nitridation and Its Application to Low Voltage EEPROM
- Effects of Gradual Enhancement for Receivers at Mobile Terminals in Different Locations with Greedy Scheduling(Wireless Communication Technologies)
- A Simple and Efficient Path Metric Memory Management for Viterbi Decoder Composed of Many Processing Elements
- Gate-Induced Drain Leakage Currents in Metal Oxide Semiconductor Field Effect Transistors with High-κ Dielectric
- A New CMOS Passive Mixer with High Linearity
- A Nano-Structure Memory with Silicon on Insulator Edge Channel and a Nano Dot
- Characteristics of Tunneling Nitride Grown by Electron Cyclotron Resonance Nitrogen-Plasma Nitridation and Its Application to Low-Voltage Electrical Erasable-Programmable Read-Only Memory
- Si Nanocrystal Memory Cell with Room-Temperature Single Electron Effects
- A New Physical RF Model of Junction Varactors
- Analysis of Random Telegraph Signal Noise in Dual and Single Oxide Device and Its Application to Complementary Metal Oxide Semiconductor Image Sensor Readout Circuit
- A New High Speed Switching Bipolar Power Transistor with Corrugated Base Junctions