Thermal Agglomeration of Thin Single Crystal Si on SiO_2 in Vacuum
スポンサーリンク
概要
- 論文の詳細を見る
- 社団法人応用物理学会の論文
- 1995-04-15
著者
-
Ono Yukinori
Ntt Basic Research Laboratories Nippon Telegraph And Telephone Corporation
-
Ono Yukinori
Ntt Basic Research Laboratories Ntt Cornoration
-
Nagase M
Ntt Basic Research Laboratories Ntt Corporation
-
Tabe Michiharu
Ntt Lsi Laboratories:(present Address)research Institute Of Electronics Shizuoka University
-
Takahashi Y
Ntt Basic Research Laboratories Ntt Cornoration
-
Takahashi Y
Osaka University
-
TAKAHASHI Yasuo
NTT LSI Laboratories
-
NAGASE Masao
NTT LSI Laboratories
-
Tabe Michiharu
Ntt Lsi Laboratories
-
Ono Yukinori
Ntt Lsi Laboratories
-
Takahashi Yasuo
The Tokyo Metropolitan Research Laboratory Of Public Health:graduate School Of Nutritional And Envir
-
Takahashi Yasuo
Faculty Of Pharmaceutical Sciences Tokyo University Of Science
関連論文
- Observation of discrete dopant potential and its application to Si single-electron devices
- Design of dopant-induced quantum dot arrays in silicon nanostructures for single-electron transfer (シリコン材料・デバイス)
- Design of dopant-induced quantum dot arrays in silicon nanostructures for single-electron transfer (電子デバイス)
- Single-electron transfer in phosphorous-doped Si nanowire FETs
- Time-controlled single-electron transfer in single-gated asymmetric multiple tunnel junction arrays
- Tunneling current oscillations in Si/SiO_2/Si structures(結晶成長評価及びデバイス(化合物,Si,SiGe,その他の電子材料))
- Tunneling current oscillations in Si/SiO_2/Si structures(結晶成長評価及びデバイス(化合物,Si, SiGe,その他の電子材料))
- Fowler-Nordheim Current Oscillations in Si(111)/SiO_2/Twisted-Si(111) Tunneling Structures
- Formation of Nanometer-Scale Dislocation Network Sandwiched by Silicon-on-Insulator Layers
- A Single-Electron-Transistor Logic Gate Family for Binary, Multiple-Valued and Mixed-Mode Logic(New System Paradigms for Integrated Electronics)
- A Simulation Methodology for Single-Electron Multiple-Valued Logics and Its Application to a Latched Parallel Counter
- 多重ドットトランジスタによる単電子転送動作シミュレーション
- 多重ドットトランジスタによる単電子転送動作シミュレーション(結晶成長,評価及びデバイス(化合物,Si,SiGe,電子・光材料))
- 多重ドットトランジスタによる単電子転送動作シミュレーション(結晶成長,評価及びデバイス(化合物,Si,SiGe,電子・光材料))
- 多重ドットトランジスタによる単電子転送動作シミュレーション(結晶成長,評価及びデバイス(化合物,Si,SiGe,電子・光材料))
- Si単一ドーパントデバイスとその特性(第18回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2010))
- Si単一ドーパントデバイスとその特性(第18回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2010))
- Tunneling current oscillations in Si/SiO_2/Si structures(結晶成長評価及びデバイス(化合物,Si, SiGe,その他の電子材料))
- リンをドープした単一および多重ドットSOI-FETによるフォトン検出(結晶成長,評価及びデバイス(化合物,Si,SiGe,電子・光材料))
- PドープSi SOI-MOSFETにおける単電子の帯電メモリ効果(結晶成長,評価及びデバイス(化合物,Si,SiGe,電子・光材料))
- リンをドープした単一および多重ドットSOI-FETによるフォトン検出(結晶成長,評価及びデバイス(化合物,Si,SiGe,電子・光材料))
- PドープSi SOI-MOSFETにおける単電子の帯電メモリ効果(結晶成長,評価及びデバイス(化合物,Si,SiGe,電子・光材料))
- PドープSi SOI-MOSFETにおける単電子の帯電メモリ効果(結晶成長,評価及びデバイス(化合物,Si,SiGe,電子・光材料))
- Novel-Functional Single-Electron Devices Using Silicon Nanodot Array
- Fabrication of double-dot single-electron transistor in silicon nanowire
- Novel-Functional Single-Electron Devices Using Silicon Nanodot Array
- Fabrication of double-dot single-electron transistor in silicon nanowire
- Single-Electron-Resolution Electrometer Based on Field-Effect Transistor(Session4B: Emerging Devices II)
- Single-Electron-Resolution Electrometer Based on Field-Effect Transistor(Session4B: Emerging Devices II)
- Capacitive Parameter Extraction for Nanometer-Size Field-Effect Transistors
- Transfer and Detection of Single Electrons Using Metal-Oxide-Semiconductor Field-Effect Transistors(Emerging Devices,Fundamentals and Applications of Advanced Semiconductor Devices)
- Charge-State Control of Phosphorus Donors in Silicon-on-Insulator Metal-Oxide-Semiconductor Field-Effect Transistor
- Multifunctional Boolean Logic Using Single-Electron Transistors(New System Paradigms for Integrated Electronics)
- A Multiple-Valued Logic and Memory With Combined Single-Electron and Metal-Oxide-Semiconductor Transistors
- A Merged Single-Electron Transistor and Metal-Oxide-Semiconductor Transistor Logic for Interface and Multiple-Valued Functions
- Multipeak negative-differential-resistance device by combining single-electron and metal-oxide-semiconductor transistors
- A Merged SET-MOSFET Logic for Interface and Multiple-Valued Functions
- リンをドープした単一および多重ドットSOI-FETによるフォトン検出(結晶成長,評価及びデバイス(化合物,Si,SiGe,電子・光材料))
- Quantized electron transfer through random multiple tunnel junctions in phosphorus-doped silicon nanowires
- Time-controlled single-electron transfer in single-gated asymmetric multiple tunnel junction arrays
- Time-controlled single-electron transfer in single-gated asymmetric multiple tunnel junction arrays
- Si Single-Electron Devices : Recent Attempts towards High Performance and Functionality
- Si Single-Electron Transistors on SIMOX Substrates (Special Issue on Quantum Effect Devices and Their Fabrication Technologies)
- Single-electron transfer between two donors in nanoscale thin silicon-on-insulator field-effect transistors
- Single-Electron Transfer by Inter-Dopant Coupling Tuning in Doped Nanowire Silicon-on-Insulator Field-Effect Transistors
- Single-Gated Single-Electron Transfer in Nonuniform Arrays of Quantum Dots
- Silicon nanodevice potential investigation by low temperature Kelvin Probe Force Microscope
- Dopant ionization in silicon nanodevices investigated by Kelvin Probe Force Microscope (シリコン材料・デバイス)
- Dopant ionization in silicon nanodevices investigated by Kelvin Probe Force Microscope (電子デバイス)
- Si単電子FETによるフォトン検出(第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- Si単電子FETによるフォトン検出(第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- Ultra-Dry Oxidation for Improving the Time-Dependent Dielectric Breakdown Lifetime of Ultra-Thin Silicon Oxide Films
- Origin of Dark Regions in Scanning Tunneling Microscopy Images Formed by Thermal Oxidation of Si(111) Surface
- Linewidth Fluctuations Caused by Polymer Aggregates in Resist Films
- Turnstile Operation Using a Silicon Dual-Gate Single-Electron Transistor
- Si Single-Electron Transistors with High Voltage Gain
- Mechanism of Potential Profile Formation in Silicon Single-Electron Transistors Fabricated Using Pattern-Dependent Oxidation : Semiconductors
- Single-Electron Transistor and Current-Switching Device Fabricated by Vertical Pattern-Dependent Oxidation
- Effect of Oxidation-Induced Strain on Potential Profile in Si SETs Using Pattern-Dependent Oxidation (PADOX)
- Fabrication of SiO_2/Si/SiO_2 Double Barrier Diodes using Two-Dimensional Si Structures
- Electron Tunneling from a Quantum Wire Formed at the Edge of a SIMOX-Si Layer
- Energy Eigenvalues and Quantized Conductance Values of Electrons in Si Quantum Wires on {100} Plane
- Novel Fabrication Technique for a Si Single-Electron Transistor and Its High Temperature Operation
- Thermal Agglomeration of Thin Single Crystal Si on SiO_2 in Vacuum
- Light irradiation effect on single-hole-tunneling current of an SOI-FET(結晶成長評価及びデバイス(化合物,Si, SiGe,その他の電子材料))
- Nanoampere charge pumping by single-electron ratchet using Si nanowire MOSFETs
- Si多重ドット構造における単一フォトン誘起ランダム・テレグラフ・シグナル(単電子/単光子検出とマニピュレーション)
- 人工転位網を内包したSOI構造を用いたシリコンナノデバイス(多量量子ドットと機能性)
- Si多重ドット構造における単一フォトン誘起ランダム・テレグラフ・シグナル(単電子/単光子検出とマニピュレーション)
- 人工転位網を内包したSOI構造を用いたシリコンナノデバイス(多量量子ドットと機能性)
- Thermally-induced formation of Si wire array on an ultrathin (111) silicon-on-insulator substrate
- Resist Thinning Effect on Nanometer-Scale Line-Edge Roughness : Instrumentation, Measurement, and Fabrication Technology
- Suppressed Aggregate Extraction Development (SAGEX) Resists
- A New Approach to Reducing Line-Edge Roughness by Using a Cross-Linked Positive-Tone Resist
- Novel Proximity Effect Including Pattern-Dependent Resist Development in Electron Beam Nanolithography
- Sub-10-nm Si Lines Fabricated Using Shifted Mask Patterns Controlled with Electron Beam Lithography and KOH Anisotropic Etching
- Fabrication of One-Dimensional Silicon Nanowire Structures with a Self-Aligned Point Contact
- Critical Dimension Measurement in Nanometer Scale by Using Scanning Probe Microscopy
- An Electron Beam Nanolithography System and its Application to Si Nanofabrication
- Metrology of Atomic Force Microscopy for Si Nano-Structures
- Pドープ極薄SOI-MOSFETの単電子特性(結晶成長,評価及びデバイス(化合物,Si,SiGe,電子・光材料))
- Pドープ極薄SOI-MOSFETの単電子特性(結晶成長,評価及びデバイス(化合物,Si,SiGe,電子・光材料))
- Pドープ極薄SOI-MOSFETの単電子特性(結晶成長,評価及びデバイス(化合物,Si,SiGe,電子・光材料))
- Photoluminescence from a Silicon Quantum Well Formed on Separation by Implanted Oxygen Substrate
- Thermal Stability of B-Doped SiGe Layers Formed on Si Substrates by Si-GeH_4-B_2H_6 Molecular Beam Epitaxy
- Quantized Conductance of a Silicon Wire Fabricated by Separation-by-Implanted-Oxygen Technology
- Phase Coherence and Temperature Dependence of Current-Voltage Characteristics at Low-Current and Low-Voltage Region of Double-Barrier Resonant-Tunneling Diode
- Phase-Breaking Effect Appearing in the Current-Voltage Characteristics of Double-Barrier Resonant Tunneling Diodes - Theoretical Fitting Over Four Orders of Magnitude -
- Phase Breaking Effect Appearing in I-V Characteristics of Double-Barrier Resonant-Tunneling Diodes : Theoretical Fitting Over Four Orders of Magnitude
- Light irradiation effect on single-hole-tunneling current of an SOI-FET(結晶成長評価及びデバイス(化合物,Si,SiGe,その他の電子材料))
- Light irradiation effect on single-hole-tunneling current of an SOI-FET(結晶成長評価及びデバイス(化合物,Si, SiGe,その他の電子材料))
- 光照射下でのSOI-FETsの間欠型電流(機能ナノデバイス及び関連技術)
- 極薄ナノスケールSiトランジスタにおける二つのドナー間単電子移動(機能ナノデバイス及び関連技術)
- 光照射下でのSOI-FETsの間欠型電流(機能ナノデバイス及び関連技術)
- 極薄ナノスケールSiトランジスタにおける二つのドナー間単電子移動(機能ナノデバイス及び関連技術)
- 個々のドーパント原子を利用したシリコンナノデバイス : デバイス特性とフォトンセンシング機能
- 個々のドーパントポテンシャルと電子帯電のKFM観測(機能ナノデバイス及び関連技術)
- 個々のドーパントポテンシャルと電子帯電のKFM観測(機能ナノデバイス及び関連技術)
- 第一原理計算によるシリコンナノトランジスタ中の単一リン不純物の電子状態解析(機能ナノデバイス及び関連技術)
- 第一原理計算によるシリコンナノトランジスタ中の単一リン不純物の電子状態解析(機能ナノデバイス及び関連技術)