Threshold Voltage Instability of 45-nm-node Poly-Si-or FUSI-Gated SRAM Transistors Caused by Dopant Lateral Diffusion in Poly-Si

スポンサーリンク

概要

論文の詳細を見る
2006-09-13

著者

関連論文

New Scheme of Electrostatic Discharge Circuit Simulations Using Protection Device Model with Generated-Hole-Dependent Base Resistance
Silicon-Hydrogen Bonds in Silicon Native Oxides Formed during Wet Chemical Treatments
Suppression of Transient Enhanced Diffusion by Local-Oxidation-Silicon-Induced Stress
Suppression of Transient Enhanced Diffusion by LOCOS Induced Stress
High Tilt Angle Ion Implantation into Polycrystalline Si Gates
Analysis of Non-Uniform Boron Penetration of Nitrided Oxide in PMOSFETs Considering Two-Dimensional Nitrogen Distribution
Boron Penetration Enhanced by Gate Ion Implantation Damage in PMOSFETs
Hydrogen-Enhanced Boron Penetration in PMOS Devices during SiO_2 Chemical Vapor Deposition
Hydrogen-Enhancing Boron Penetration in P-MOS Devices during SiO_2 Chemical Vapor Deposition
Boron Diffusion in Nitrided-Oxide Gate Dielectrics Leading to High Suppression of Boron Penetration in P-MOSFETs
Boron Diffusion in Nitrided Oxide Gate Dielectrics Leading to High Suppression of Boron Penetration in P-MOSFETs
Sb Multiple Ion Implanted Channel for Low V_, Deep Submicron SOI-pMOSFETs
Thermal Budget for Fabricating a Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide
Vth Rolloff Free Sub 0.1μm SOI MOSFETs Using Counter Doping into a Uniformly and Heavily Doped Channel Region
Thermal Budget for Fabricating A Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide
Metal Oxide semiconductor Field Effect Transistor (MOSFET) Model Based on a Physical High-Field Carrier-Velocity Model
Advanced SOI Devices Using CMP and Wafer Bonding
Electrical Properties of SiN/HfO_2/SiON Gate Stacks with High Thermal Stability(High-κ Gate Dielectrics)
High Activation of Ga at Low Temperatures
High-Speed and Low-Power n^+-p^+ Double-Gate SOI CMOS
Study of L_ dependence of 2-D carrier profile in N-FET by Scanning Tunneling Microscopy
Boron Diffusion in SiO_2 Involving High-Concentration Effects
Boron Diffusion in SiO_2 Involving High-Concentration Effects
Scanning Tunneling Microscopy Study of Submicron-Sized pn Junction on Si(001) Surfaces
Impact of Current Gain Increment Effect on Alpha Particle Induced Soft Errors in SOI DRAMs
Theoretical Study of Alpha-Particle-Induced Soft Errors in Submicron SOI SRAM (Special Issue on ULSI Memory Technology)
Direct measurement of the offset spacer effect on the carrier profiles in sub-50nm p-MOSFETs
Extraction of Depth-Dependent Lateral Standard Deviation from One-Dimensional Tilted Implantation Profiles
Analytical Models for Symmetric Thin-Film Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor-Field-Effect-Transistors
Sub-2nm Equivalent SiO_2 Thickness Ta_2O_5 for Gate Dielectric Using RTA+UV/O_3
New Scheme of Electrostatic Discharge Circuit Simulations Using Protection Device Model with Generated-Hole-Dependent Base Resistance
Resistivity of Heavily Doped Polycrystalline Silicon Subjected to Furnace Annealing
Threshold Voltage Instability of 45-nm-node Poly-Si-or FUSI-Gated SRAM Transistors Caused by Dopant Lateral Diffusion in Poly-Si
Impact of Metal Gate/High-k Interface in Mo Metal Gated MOSFETs with HfO_2 Gate Dielectrics
Process Integration Issues on Mo-Metal-Gated MOSFETs with HfO2 High-k Gate Dielectrics
Analytical Threshold Voltage Model for Double-Gate Schottky Source/Drain Silicon-on-Insulator Metal Oxide Semiconductor Field Effect Transistor
High Tilt Angle Ion Implantation into Polycrystalline Si Gates
Study of Gate Length Dependence of Two-dimensional Carrier Profile in N-FET by Scanning Tunneling Microscopy
Study of Peeling at Doped NiSi/SiO2 Interface
Metal Oxide Semiconductor Field Effect Transistor (MOSFET) Model Based on a Physical High-Field Carrier-Velocity Model
Potential of and Issues with Multiple-Stressor Technology in High-Performance 45 nm Generation Devices
Quasi Crystal Lindhard–Scharff–Schiott Theory and Database for Ion Implantation Profiles in Si1-xGex Substrate Based on the Theory
Direct Measurement of Offset Spacer Effect on Carrier Profiles in Sub-50 nm p-Metal Oxide Semiconductor Field-Effect Transistors
Thermal Budget for Fabricating a Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide
Diffusion Coefficient of As and P in HfO2
Simplified Analytical Model of Extended Second-Order Lindhard–Scharff–Schiott Theory
Extended Lindhard–Scharf–Schiott Theory for Ion Implantation Profiles Expressed with Pearson Function
Diffusion Coefficient of As and P in HfO2

もっと見る

スポンサーリンク