Extraction of Depth-Dependent Lateral Standard Deviation from One-Dimensional Tilted Implantation Profiles
スポンサーリンク
概要
- 論文の詳細を見る
- 1999-09-20
著者
関連論文
- New Scheme of Electrostatic Discharge Circuit Simulations Using Protection Device Model with Generated-Hole-Dependent Base Resistance
- High Tilt Angle Ion Implantation into Polycrystalline Si Gates
- Analysis of Non-Uniform Boron Penetration of Nitrided Oxide in PMOSFETs Considering Two-Dimensional Nitrogen Distribution
- Boron Penetration Enhanced by Gate Ion Implantation Damage in PMOSFETs
- Hydrogen-Enhanced Boron Penetration in PMOS Devices during SiO_2 Chemical Vapor Deposition
- Hydrogen-Enhancing Boron Penetration in P-MOS Devices during SiO_2 Chemical Vapor Deposition
- Boron Diffusion in Nitrided-Oxide Gate Dielectrics Leading to High Suppression of Boron Penetration in P-MOSFETs
- Boron Diffusion in Nitrided Oxide Gate Dielectrics Leading to High Suppression of Boron Penetration in P-MOSFETs
- Sb Multiple Ion Implanted Channel for Low V_, Deep Submicron SOI-pMOSFETs
- Thermal Budget for Fabricating a Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide
- Vth Rolloff Free Sub 0.1μm SOI MOSFETs Using Counter Doping into a Uniformly and Heavily Doped Channel Region
- Thermal Budget for Fabricating A Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide
- Metal Oxide semiconductor Field Effect Transistor (MOSFET) Model Based on a Physical High-Field Carrier-Velocity Model
- Advanced SOI Devices Using CMP and Wafer Bonding
- High Activation of Ga at Low Temperatures
- High-Speed and Low-Power n^+-p^+ Double-Gate SOI CMOS
- Impact of Current Gain Increment Effect on Alpha Particle Induced Soft Errors in SOI DRAMs
- Theoretical Study of Alpha-Particle-Induced Soft Errors in Submicron SOI SRAM (Special Issue on ULSI Memory Technology)
- Design and Optimization of Gate Sidewall Spacers to Achieve 45 nm Ground Rule for High-Performance Applications
- Extraction of Depth-Dependent Lateral Standard Deviation from One-Dimensional Tilted Implantation Profiles
- Analytical Models for Symmetric Thin-Film Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor-Field-Effect-Transistors
- New Scheme of Electrostatic Discharge Circuit Simulations Using Protection Device Model with Generated-Hole-Dependent Base Resistance
- Resistivity of Heavily Doped Polycrystalline Silicon Subjected to Furnace Annealing
- Threshold Voltage Instability of 45-nm-node Poly-Si-or FUSI-Gated SRAM Transistors Caused by Dopant Lateral Diffusion in Poly-Si
- Analytical Threshold Voltage Model for Double-Gate Schottky Source/Drain Silicon-on-Insulator Metal Oxide Semiconductor Field Effect Transistor
- High Tilt Angle Ion Implantation into Polycrystalline Si Gates
- Metal Oxide Semiconductor Field Effect Transistor (MOSFET) Model Based on a Physical High-Field Carrier-Velocity Model
- Potential of and Issues with Multiple-Stressor Technology in High-Performance 45 nm Generation Devices
- Quasi Crystal Lindhard–Scharff–Schiott Theory and Database for Ion Implantation Profiles in Si1-xGex Substrate Based on the Theory
- Thermal Budget for Fabricating a Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide