New Scheme of Electrostatic Discharge Circuit Simulations Using Protection Device Model with Generated-Hole-Dependent Base Resistance
スポンサーリンク
概要
- 論文の詳細を見る
Circuit simulations are important for examining the design of electrostatic discharge (ESD) protections. A new scheme of ESD circuit simulations using an equivalent circuit model for metal oxide semiconductor (MOS) protection devices is introduced. Our equivalent circuit model, which includes generated-hole-dependent base resistance, properly describes the snapback characteristics of ESD protection devices and, thus, our scheme is applicable for designing ESD protection circuits. Simulation results using our scheme for the protection circuit with multifinger MOS devices agreed well with measured snapback characteristics. These results show the effectiveness of our ESD circuit simulation technology.
- 2004-04-15
著者
-
TOSAKA Yoshiharu
Fujitsu Laboratories Ltd.
-
ANZAI Hiromi
Fujitsu Laboratories Ltd.
-
SUZUKI Kunihiro
Fujitsu Laboratories Ltd.
-
Oka Hideki
Fujitsu Laboratories Ltd
-
Suzuki Kunihiro
Fujitsu Laboratories Limited., 10-1 Morinosato-Wakamiya, Atsugi 243-0197, Japan
-
Anzai Hiromi
Fujitsu Laboratories Ltd., 50 Fuchigami, Akiruno, Tokyo 197-0833, Japan
関連論文
- Suppressed short-channel effect of DG-MOSFET and its modeling
- Z-100, an Immunomodulatory Arabinomannan Extracted from Mycobacterium tuberculosis Strain Aoyama B, Augments Anti-tumor Activities of X-Ray Irradiation against B16 Melanoma in Association with the Improvement of Type 1T Cell Responses(Miscellaneous)
- Antimetastatic Effect of an Immunomodulatory Arabinomannan Extracted from Mycobacterium tuberculosis Strain Aoyama B, Z-100, through the Production of Interleukin-12(Miscellaneous)
- Anti-Tumor Mechanism of Z-100, an Immunomodulatory Arabinomannan Extracted from Mycobacterium tuberculosis Strain Aoyama B, on Pulmonary Metastases of B16F10 Melanoma : Restoration of Helper T Cell Responses via Suppression of Glucocorticoid-Genesis
- New Scheme of Electrostatic Discharge Circuit Simulations Using Protection Device Model with Generated-Hole-Dependent Base Resistance
- Compact Double-Gate Metal-Oxide-Semiconductor Field Effect Transistor Model for Device/Circuit Optimization
- High Tilt Angle Ion Implantation into Polycrystalline Si Gates
- Analysis of Non-Uniform Boron Penetration of Nitrided Oxide in PMOSFETs Considering Two-Dimensional Nitrogen Distribution
- Boron Penetration Enhanced by Gate Ion Implantation Damage in PMOSFETs
- Hydrogen-Enhanced Boron Penetration in PMOS Devices during SiO_2 Chemical Vapor Deposition
- Hydrogen-Enhancing Boron Penetration in P-MOS Devices during SiO_2 Chemical Vapor Deposition
- Boron Diffusion in Nitrided-Oxide Gate Dielectrics Leading to High Suppression of Boron Penetration in P-MOSFETs
- Boron Diffusion in Nitrided Oxide Gate Dielectrics Leading to High Suppression of Boron Penetration in P-MOSFETs
- Sb Multiple Ion Implanted Channel for Low V_, Deep Submicron SOI-pMOSFETs
- Thermal Budget for Fabricating a Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide
- Vth Rolloff Free Sub 0.1μm SOI MOSFETs Using Counter Doping into a Uniformly and Heavily Doped Channel Region
- Thermal Budget for Fabricating A Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide
- Metal Oxide semiconductor Field Effect Transistor (MOSFET) Model Based on a Physical High-Field Carrier-Velocity Model
- Advanced SOI Devices Using CMP and Wafer Bonding
- Atomistic Simulation of RTA Annealing for Shallow Junction Formation Characterizing both BED and TED(the IEEE International Conference on SISPAD '02)
- High Activation of Ga at Low Temperatures
- High-Speed and Low-Power n^+-p^+ Double-Gate SOI CMOS
- Scaling Trends and Mitigation Techniques for Soft Errors in Flip-Flops
- Scaling Law for Secondary Cosmic-Ray Neutron-Induced Soft-Errors in DRAMs
- Impact of Current Gain Increment Effect on Alpha Particle Induced Soft Errors in SOI DRAMs
- Theoretical Study of Alpha-Particle-Induced Soft Errors in Submicron SOI SRAM (Special Issue on ULSI Memory Technology)
- Novel Soft Error Hardened Latches and Flip-Flops
- Neutron-induced Soft-Error Simulation Technology for Logic Circuits
- Specifications of insilicoML 1.0 : A Multilevel Biophysical Model Description Language
- Extraction of Depth-Dependent Lateral Standard Deviation from One-Dimensional Tilted Implantation Profiles
- Analytical Models for Symmetric Thin-Film Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor-Field-Effect-Transistors
- Robust Flip-Flop Circuit against Soft Errors for Combinational and Sequential Logic Circuits
- Soft Error Hardened Latch and Its Estimation Method
- Neutron-Induced Soft-Error Simulation Technology for Logic Circuits
- Technological Trends of Soft Error Estimation Based on Accurate Estimation Method
- New Scheme of Electrostatic Discharge Circuit Simulations Using Protection Device Model with Generated-Hole-Dependent Base Resistance
- Resistivity of Heavily Doped Polycrystalline Silicon Subjected to Furnace Annealing
- Threshold Voltage Instability of 45-nm-node Poly-Si-or FUSI-Gated SRAM Transistors Caused by Dopant Lateral Diffusion in Poly-Si
- Analytical Threshold Voltage Model for Double-Gate Schottky Source/Drain Silicon-on-Insulator Metal Oxide Semiconductor Field Effect Transistor
- High Tilt Angle Ion Implantation into Polycrystalline Si Gates
- Metal Oxide Semiconductor Field Effect Transistor (MOSFET) Model Based on a Physical High-Field Carrier-Velocity Model
- Suppressed Short-Channel Effect of Double-Gate Metal Oxide Semiconductor Field-Effect Transistor and Its Modeling
- Quasi Crystal Lindhard–Scharff–Schiott Theory and Database for Ion Implantation Profiles in Si1-xGex Substrate Based on the Theory
- Thermal Budget for Fabricating a Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide
- Diffusion Coefficient of As and P in HfO2
- Simplified Analytical Model of Extended Second-Order Lindhard–Scharff–Schiott Theory
- Extended Lindhard–Scharf–Schiott Theory for Ion Implantation Profiles Expressed with Pearson Function
- Diffusion Coefficient of As and P in HfO2