Soft Error Hardened Latch and Its Estimation Method
スポンサーリンク
概要
- 論文の詳細を見る
We propose soft error robust latches which have multi storage nodes and present their efficiencies. The key technology of the latch is a feedback loop circuit with a data node and four gates. We also discuss a method of soft error estimation in robust circuits in this paper. The soft error immunity of this feedback loop circuit is estimated by circuit simulations with two models. The soft error immunity of the latch is estimated by device simulation more accurately. By these precise simulations, the latch is proven to be highly tolerant to soft errors. In addition, the latch protects from not only retention data upset but also transient noise releasing. The latch provides high immunity against all soft error problems with a simple circuit. It is easy to apply the latch technique to various latches, such as single latches, scan latches, and flip-flops.
- 2008-04-25
著者
-
TANABE Ryo
Fujitsu Laboratories Ltd.
-
TOSAKA Yoshiharu
Fujitsu Laboratories Ltd.
-
Satoh Shigeo
Fujitsu Laboratories Ltd.
-
UEMURA Taiki
Fujitsu Laboratories Ltd.
関連論文
- Suppressed short-channel effect of DG-MOSFET and its modeling
- New Scheme of Electrostatic Discharge Circuit Simulations Using Protection Device Model with Generated-Hole-Dependent Base Resistance
- Analysis and modeling of size dependent mobility enhancement due to mechanical stress
- Dopant Profile Design Methodology for 65nm Generation via Inverse Modeling
- High-Speed and Low-Power n^+-p^+ Double-Gate SOI CMOS
- Scaling Trends and Mitigation Techniques for Soft Errors in Flip-Flops
- Scaling Law for Secondary Cosmic-Ray Neutron-Induced Soft-Errors in DRAMs
- Impact of Current Gain Increment Effect on Alpha Particle Induced Soft Errors in SOI DRAMs
- Theoretical Study of Alpha-Particle-Induced Soft Errors in Submicron SOI SRAM (Special Issue on ULSI Memory Technology)
- Novel Soft Error Hardened Latches and Flip-Flops
- Neutron-induced Soft-Error Simulation Technology for Logic Circuits
- Advanced Input/Output Technology Using Laterally Modulated Channel Metal–Oxide–Semiconductor Field Effect Transistor for 65-nm Node System on a Chip
- Analytical Models for Symmetric Thin-Film Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor-Field-Effect-Transistors
- Robust Flip-Flop Circuit against Soft Errors for Combinational and Sequential Logic Circuits
- Soft Error Hardened Latch and Its Estimation Method
- Neutron-Induced Soft-Error Simulation Technology for Logic Circuits
- Technological Trends of Soft Error Estimation Based on Accurate Estimation Method
- New Scheme of Electrostatic Discharge Circuit Simulations Using Protection Device Model with Generated-Hole-Dependent Base Resistance
- Mechanical Stress Evaluation of Si Metal--Oxide--Semiconductor Field-Effect Transistor Structure Using Polarized Ultraviolet Raman Spectroscopy Measurements and Calibrated Technology-Computer-Aided-Design Simulations
- Analytical Threshold Voltage Model for Double-Gate Schottky Source/Drain Silicon-on-Insulator Metal Oxide Semiconductor Field Effect Transistor
- Potential of and Issues with Multiple-Stressor Technology in High-Performance 45 nm Generation Devices
- Suppressed Short-Channel Effect of Double-Gate Metal Oxide Semiconductor Field-Effect Transistor and Its Modeling
- Impact of Parasitic Bipolar Effect on Single-Event Upset in p-Type Metal--Oxide--Semiconductor Field Effect Transistor with Embedded SiGe