Mechanical Stress Evaluation of Si Metal--Oxide--Semiconductor Field-Effect Transistor Structure Using Polarized Ultraviolet Raman Spectroscopy Measurements and Calibrated Technology-Computer-Aided-Design Simulations
スポンサーリンク
概要
- 論文の詳細を見る
The mechanical stresses in Si metal--oxide--semiconductor field-effect transistors (MOSFETs) were evaluated by polarized UV Raman spectroscopy measurements and stress simulations. To calibrate stress parameters of the materials used in the Si MOSFETs, we compared measured and simulated Raman frequency shifts on the cleaved Si(110) surfaces of the MOSFETs. Consequently, we extracted intrinsic stress values of -400 MPa for a SiO2, -200 MPa for polycrystalline Si (poly-Si), 700 MPa for Ni silicide, 1250 MPa for a SiN tensile stress liner, and -3500 MPa for a SiN compressive stress liner by finding good agreement between the measured and simulated Raman shift distributions. To verify our stress simulation, we investigated the source/drain width dependences of Raman frequency shifts near the channel regions of Si MOSFETs by top-view Raman measurements. The calculated Raman frequency shifts agreed well with the results of polarized Raman measurements in terms of not only relative tendencies but also absolute Raman shift values.
- 2012-01-25
著者
-
Satoh Shigeo
Fujitsu Laboratories Ltd.
-
Kanayama Toshihiko
Nano-device Innovation Research Center, National Institute of Advanced Industrial Science and Technology, Tsukuba, Ibaraki 305-8552, Japan
-
Tada Tetsuya
Nano-device Innovation Research Center, National Institute of Advanced Industrial Science and Technology, Tsukuba, Ibaraki 305-8552, Japan
-
Poborchii Vladimir
Nano-device Innovation Research Center, National Institute of Advanced Industrial Science and Technology, Tsukuba, Ibaraki 305-8552, Japan
-
Arimoto Hiroshi
Nano-device Innovation Research Center, National Institute of Advanced Industrial Science and Technology, Tsukuba, Ibaraki 305-8552, Japan
-
Satoh Akira
Nano-device Innovation Research Center, National Institute of Advanced Industrial Science and Technology, Tsukuba, Ibaraki 305-8552, Japan
関連論文
- Analysis and modeling of size dependent mobility enhancement due to mechanical stress
- Dopant Profile Design Methodology for 65nm Generation via Inverse Modeling
- Scaling Trends and Mitigation Techniques for Soft Errors in Flip-Flops
- Scaling Law for Secondary Cosmic-Ray Neutron-Induced Soft-Errors in DRAMs
- Impact of Current Gain Increment Effect on Alpha Particle Induced Soft Errors in SOI DRAMs
- Theoretical Study of Alpha-Particle-Induced Soft Errors in Submicron SOI SRAM (Special Issue on ULSI Memory Technology)
- Novel Soft Error Hardened Latches and Flip-Flops
- Neutron-induced Soft-Error Simulation Technology for Logic Circuits
- Advanced Input/Output Technology Using Laterally Modulated Channel Metal–Oxide–Semiconductor Field Effect Transistor for 65-nm Node System on a Chip
- Analytical Models for Symmetric Thin-Film Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor-Field-Effect-Transistors
- Soft Error Hardened Latch and Its Estimation Method
- Neutron-Induced Soft-Error Simulation Technology for Logic Circuits
- Technological Trends of Soft Error Estimation Based on Accurate Estimation Method
- Mechanical Stress Evaluation of Si Metal--Oxide--Semiconductor Field-Effect Transistor Structure Using Polarized Ultraviolet Raman Spectroscopy Measurements and Calibrated Technology-Computer-Aided-Design Simulations
- Potential of and Issues with Multiple-Stressor Technology in High-Performance 45 nm Generation Devices
- Impact of Parasitic Bipolar Effect on Single-Event Upset in p-Type Metal--Oxide--Semiconductor Field Effect Transistor with Embedded SiGe