Analysis and modeling of size dependent mobility enhancement due to mechanical stress

スポンサーリンク

概要

論文の詳細を見る
2004-09-15

著者

関連論文

Novel Extraction Method for Size-Dependent Mobility Based on BSIM3-Like Compact Model
Analysis and modeling of size dependent mobility enhancement due to mechanical stress
Fabrication and Delay Time Analysis of Deep Submicron CMOS Devices
Ti Salicide Process for Subquarter-Micron CMOS Devices (Special Issue on Quarter Micron Si Device and Process Technologies)
Dopant Profile Design Methodology for 65nm Generation via Inverse Modeling
Scaling Trends and Mitigation Techniques for Soft Errors in Flip-Flops
Scaling Law for Secondary Cosmic-Ray Neutron-Induced Soft-Errors in DRAMs
Impact of Current Gain Increment Effect on Alpha Particle Induced Soft Errors in SOI DRAMs
Theoretical Study of Alpha-Particle-Induced Soft Errors in Submicron SOI SRAM (Special Issue on ULSI Memory Technology)
Novel Soft Error Hardened Latches and Flip-Flops
Neutron-induced Soft-Error Simulation Technology for Logic Circuits
Direct measurement of the offset spacer effect on the carrier profiles in sub-50nm p-MOSFETs
Characterization of Plasma Nitridation Impact on Lateral Extension Profile in 50 nm N-MOSFET by Scanning Tunneling Microscopy
Advanced Input/Output Technology Using Laterally Modulated Channel Metal–Oxide–Semiconductor Field Effect Transistor for 65-nm Node System on a Chip
Analytical Models for Symmetric Thin-Film Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor-Field-Effect-Transistors
Effect of Silicon Surface Conditions before Cobalt-Silicidation on Ultra Shallow p^+-n Junction Properties
Soft Error Hardened Latch and Its Estimation Method
Neutron-Induced Soft-Error Simulation Technology for Logic Circuits
Technological Trends of Soft Error Estimation Based on Accurate Estimation Method
Effect of Cap-Metals on Co Salicide Process
Mechanical Stress Evaluation of Si Metal--Oxide--Semiconductor Field-Effect Transistor Structure Using Polarized Ultraviolet Raman Spectroscopy Measurements and Calibrated Technology-Computer-Aided-Design Simulations
Potential of and Issues with Multiple-Stressor Technology in High-Performance 45 nm Generation Devices
Direct Measurement of Offset Spacer Effect on Carrier Profiles in Sub-50 nm p-Metal Oxide Semiconductor Field-Effect Transistors
Impact of Parasitic Bipolar Effect on Single-Event Upset in p-Type Metal--Oxide--Semiconductor Field Effect Transistor with Embedded SiGe

もっと見る

スポンサーリンク