Direct measurement of the offset spacer effect on the carrier profiles in sub-50nm p-MOSFETs

スポンサーリンク

概要

論文の詳細を見る
2005-09-13

著者

関連論文

Silicon-Hydrogen Bonds in Silicon Native Oxides Formed during Wet Chemical Treatments
Suppression of Transient Enhanced Diffusion by Local-Oxidation-Silicon-Induced Stress
Suppression of Transient Enhanced Diffusion by LOCOS Induced Stress
Novel Extraction Method for Size-Dependent Mobility Based on BSIM3-Like Compact Model
Analysis and modeling of size dependent mobility enhancement due to mechanical stress
High Tilt Angle Ion Implantation into Polycrystalline Si Gates
Analysis of Non-Uniform Boron Penetration of Nitrided Oxide in PMOSFETs Considering Two-Dimensional Nitrogen Distribution
Boron Penetration Enhanced by Gate Ion Implantation Damage in PMOSFETs
Hydrogen-Enhanced Boron Penetration in PMOS Devices during SiO_2 Chemical Vapor Deposition
Hydrogen-Enhancing Boron Penetration in P-MOS Devices during SiO_2 Chemical Vapor Deposition
Boron Diffusion in Nitrided-Oxide Gate Dielectrics Leading to High Suppression of Boron Penetration in P-MOSFETs
Boron Diffusion in Nitrided Oxide Gate Dielectrics Leading to High Suppression of Boron Penetration in P-MOSFETs
Thermal Budget for Fabricating a Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide
Thermal Budget for Fabricating A Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide
Characterization of and Ethanol Hyper-production by Clostridium thermocellum I-1-B
Electrical Properties of SiN/HfO_2/SiON Gate Stacks with High Thermal Stability(High-κ Gate Dielectrics)
Study of L_ dependence of 2-D carrier profile in N-FET by Scanning Tunneling Microscopy
Boron Diffusion in SiO_2 Involving High-Concentration Effects
Boron Diffusion in SiO_2 Involving High-Concentration Effects
Scanning Tunneling Microscopy Study of Submicron-Sized pn Junction on Si(001) Surfaces
Pitch Dependence of Linewidth in the 0.25 μm Patterns Fabricated Using Positive Chemically Amplified Resist
Direct measurement of the offset spacer effect on the carrier profiles in sub-50nm p-MOSFETs
Characterization of Plasma Nitridation Impact on Lateral Extension Profile in 50 nm N-MOSFET by Scanning Tunneling Microscopy
Sub-2nm Equivalent SiO_2 Thickness Ta_2O_5 for Gate Dielectric Using RTA+UV/O_3
Threshold Voltage Instability of 45-nm-node Poly-Si-or FUSI-Gated SRAM Transistors Caused by Dopant Lateral Diffusion in Poly-Si
Impact of Metal Gate/High-k Interface in Mo Metal Gated MOSFETs with HfO_2 Gate Dielectrics
Sub-30-nm Complementary Metal–Oxide–Semiconductor Field-Effect Transistor with Pt-Incorporated Fully Ni-Silicide/SiON Gate Stack
Process Integration Issues on Mo-Metal-Gated MOSFETs with HfO2 High-k Gate Dielectrics
High Tilt Angle Ion Implantation into Polycrystalline Si Gates
Study of Gate Length Dependence of Two-dimensional Carrier Profile in N-FET by Scanning Tunneling Microscopy
Study of Peeling at Doped NiSi/SiO2 Interface
Dependence of Sheet Resistance of CoSi2 with Gate Length of 30 nm on Thickness of Titanium Nitride Capping Layer in Co-Salicide Process
Potential of and Issues with Multiple-Stressor Technology in High-Performance 45 nm Generation Devices
Direct Measurement of Offset Spacer Effect on Carrier Profiles in Sub-50 nm p-Metal Oxide Semiconductor Field-Effect Transistors
Thermal Budget for Fabricating a Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide
Dependence of CoSi2 Sheet Resistance on Cobalt Thickness for Gate Lengths of 50 nm or Less

もっと見る

スポンサーリンク