Dependence of Sheet Resistance of CoSi2 with Gate Length of 30 nm on Thickness of Titanium Nitride Capping Layer in Co-Salicide Process

スポンサーリンク

概要

• 論文の詳細を見る

• Since the distribution of gate resistance using cobalt silicide (CoSi2) increases markedly for gate lengths of 30 nm or less, CoSi2 is now being replaced by NiSi. However, CoSi2 still has the advantages of a high thermal stability and a low degree of roughness at the interface between the silicide and silicon layers owing to the low degree of mismatch (1.2%) of between their lattice constants. We have achieved excellent sheet resistance ($R_{\text{s}}$) with a gate length $L_{\text{g}}=30$ nm by optimizing the thickness of a cobalt capping layer of titanium nitride. The results shows an abnormal $R_{\text{s}}$ behavior, in which one $\sigma$ of $R_{\text{s}}$ increases with capping layer thickness in the range of 10–50 nm, while it decreases with increasing capping layer thickness in the range of 0–10 nm. Unlike the results of a previous report [K. Goto et al.: IEDM Tech. Dig., 1995, p. 449], the variation in the $R_{\text{s}}$ with a gate length $L_{\text{g}}=30$ nm is small, even without a TiN capping layer thickness down to 5–10 nm. We suggest that the uniformity of $R_{\text{s}}$ is determined by the thickness of the CoSi layer after selective etching and the titanium concentration in the CoSi layer for capping TiN thicknesses of 10–50 nm, while the uniformity is determined by the titanium concentration and the damage sustained during selective etching for TiN thickness of 0–10 nm. For this optimization, CoSi2 is applicable to the 65 nm node technology node or beyond.

• Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
• 2007-11-15

著者

• KATAOKA Yuji

  Fujitsu Laboratories Ltd.

• KASE Masataka

  Fujitsu Ltd.

• KAWAMURA Kazuo

  Fujitsu Laboratories Ltd.

• Saiki Takashi

  Fujitsu Limited Advanced Lsi Development Div.

• Kawamura Kazuo

  Fujitsu Ltd., 50 Fuchigami, Akiruno, Tokyo 197-0833, Japan

• Inagaki Satoshi

  Fujitsu Ltd., 50 Fuchigami, Akiruno, Tokyo 197-0833, Japan

• Nakamura Ryo

  Fujitsu Ltd., 50 Fuchigami, Akiruno, Tokyo 197-0833, Japan

• Kataoka Yuji

  Fujitsu Laboratories, 10-1 Morinosato Wakamiya, Atsugi, Kanagawa 243-0197, Japan

関連論文

• Direct Observation of Atomic Ordering and Interface Structure in Co_2MnSi/MgO/Co_2MnSi Magnetic Tunnel Junctions by High-Angle Annular Dark-Field Scanning Transmission Electron Microscopy
• Realization of Low CoSi_2/p^+-Silicon Contact Resistance with Low Junction Leakage Current and Junction Capacitance Using Laser Thermal Process
• High Tilt Angle Ion Implantation into Polycrystalline Si Gates
• Hydrogen-Enhanced Boron Penetration in PMOS Devices during SiO_2 Chemical Vapor Deposition
• Hydrogen-Enhancing Boron Penetration in P-MOS Devices during SiO_2 Chemical Vapor Deposition
• Thermal Budget for Fabricating a Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide
• Thermal Budget for Fabricating A Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide
• Doping Characteristics of Gas-Source MBE-Grown n-Al_xGa_As (x=0-0.28) Doped Using Disilane
• Suppression of Beryllium Diffusion by Incorporating Indium in AlGaAs for HBT Applications using Molecular Beam Epitaxy
• Depth Profile of Various Bonding Configration of Nitrogen Atoms in Silicon Oxynitrides formed by Plasma Nitridation
• Electric Field Effect in LaTiO_3/SrTiO_3 Heterostructure
• Electric Field Effect in LaTiO_3/SrTiO_3 Heterostructure
• Isolated Nanometer-Size Si Dot Arrays Fabricated Using Electron-Beam Lithography, Reactive Ion Etching, and Wet Etching in NH_4OH/H_2O_2/H_2O
• High Activation of Ga at Low Temperatures
• Detection of characteristic signals from As-doped (
• Direct measurement of the offset spacer effect on the carrier profiles in sub-50nm p-MOSFETs
• Photoresist Removal Using Atomic Hydrogen Generated by Hot-Wire Catalyzer and Effects on Si-Wafer Surface
• Resistivity of Heavily Doped Polycrystalline Silicon Subjected to Furnace Annealing
• Strain analysis of arsenic-doped silicon using CBED rocking curves of low-order reflections
• High Tilt Angle Ion Implantation into Polycrystalline Si Gates
• Si Quantum Dot Formation with Low-Pressure Chemical Vapor Deposition
• Dependence of Sheet Resistance of CoSi2 with Gate Length of 30 nm on Thickness of Titanium Nitride Capping Layer in Co-Salicide Process
• Quasi Crystal Lindhard–Scharff–Schiott Theory and Database for Ion Implantation Profiles in Si1-xGex Substrate Based on the Theory
• Direct Measurement of Offset Spacer Effect on Carrier Profiles in Sub-50 nm p-Metal Oxide Semiconductor Field-Effect Transistors
• Thermal Budget for Fabricating a Dual Gate Deep-Submicron CMOS with Thin Pure Gate Oxide
• Dependence of CoSi2 Sheet Resistance on Cobalt Thickness for Gate Lengths of 50 nm or Less

もっと見る 閉じる

スポンサーリンク