Neutron-Induced Soft-Error Simulation Technology for Logic Circuits
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, we describe the simulation technology used to estimate soft errors in logic circuits. The neutron induced soft-error simulator (NISES), which was previously developed for estimating soft-errors in memories is applied to the estimating soft errors in latch circuits and its effectiveness is shown. We model soft-error phenomena in combinational circuits and develop a novel simulation system for estimating soft errors in such circuits. Estimated results show that soft-error rate increases in combinational circuits as technology advances. Soft errors in logic circuits will thus become crucial.
- 2006-04-30
著者
-
TOSAKA Yoshiharu
Fujitsu Laboratories Ltd.
-
Satoh Shigeo
Fujitsu Laboratories Ltd.
-
UEMURA Taiki
Fujitsu Laboratories Ltd.
関連論文
- New Scheme of Electrostatic Discharge Circuit Simulations Using Protection Device Model with Generated-Hole-Dependent Base Resistance
- Analysis and modeling of size dependent mobility enhancement due to mechanical stress
- Dopant Profile Design Methodology for 65nm Generation via Inverse Modeling
- High-Speed and Low-Power n^+-p^+ Double-Gate SOI CMOS
- Scaling Trends and Mitigation Techniques for Soft Errors in Flip-Flops
- Scaling Law for Secondary Cosmic-Ray Neutron-Induced Soft-Errors in DRAMs
- Impact of Current Gain Increment Effect on Alpha Particle Induced Soft Errors in SOI DRAMs
- Theoretical Study of Alpha-Particle-Induced Soft Errors in Submicron SOI SRAM (Special Issue on ULSI Memory Technology)
- Novel Soft Error Hardened Latches and Flip-Flops
- Neutron-induced Soft-Error Simulation Technology for Logic Circuits
- Advanced Input/Output Technology Using Laterally Modulated Channel Metal–Oxide–Semiconductor Field Effect Transistor for 65-nm Node System on a Chip
- Analytical Models for Symmetric Thin-Film Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor-Field-Effect-Transistors
- Robust Flip-Flop Circuit against Soft Errors for Combinational and Sequential Logic Circuits
- Soft Error Hardened Latch and Its Estimation Method
- Neutron-Induced Soft-Error Simulation Technology for Logic Circuits
- Technological Trends of Soft Error Estimation Based on Accurate Estimation Method
- New Scheme of Electrostatic Discharge Circuit Simulations Using Protection Device Model with Generated-Hole-Dependent Base Resistance
- Mechanical Stress Evaluation of Si Metal--Oxide--Semiconductor Field-Effect Transistor Structure Using Polarized Ultraviolet Raman Spectroscopy Measurements and Calibrated Technology-Computer-Aided-Design Simulations
- Potential of and Issues with Multiple-Stressor Technology in High-Performance 45 nm Generation Devices
- Impact of Parasitic Bipolar Effect on Single-Event Upset in p-Type Metal--Oxide--Semiconductor Field Effect Transistor with Embedded SiGe