Reduction of Base-Collector Capacitance in InP/InGaAs DHBT with Buried SiO2 Wires
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, we report the reduction in the base-collector capacitance (CBC) of InP/InGaAs double heterojunction bipolar transistors with buried SiO2 wires (BG-HBT). In a previous trial, we could not confirm a clear difference between the CBC of the conventional HBT and that of the BG-HBT because the subcollector layer was thicker than expected. In this study, the interface between the collector and the subcollector was shifted to the middle of the SiO2 wires by adjusting the growth temperature, and a reduction in CBC with buried SiO2 wires was confirmed. The estimated CBC of the BG-HBT was 7.6fF, while that of the conventional HBT was 8.6fF. This 12% reduction was in agreement with the 10% reduction calculated according to the designed size.
- The Institute of Electronics, Information and Communication Engineersの論文
著者
-
MIYAMOTO Yasuyuki
Department of Physical Electronics, Tokyo Institute of Technology
-
Miyamoto Yasuyuki
Department Of Electrical And Electronic Engineering
-
Takebe Naoaki
Department Of Physical Electronics Tokyo Institute Of Technology
関連論文
- InP Hot Electron Transistors with a Buried Metal Gate
- Fabrication of Ultrafine X-Ray Mask Using Precise Crystal Growth Technique
- High-performance and reliable InP/InGaAs HBTs operating at high current density (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- High-performance and reliable InP/InGaAs HBTs operating at high current density (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- Light Emission from Quantum-Box Structure by Current Injection
- High-Quality n-GaInAs Grown by OMVPE Using Si_2H_6 by High-Velocity Flow
- Estimation of Collector Current Spreading in InGaAs SHBT Having 75-nm-Thick Collector
- Current Gain and Voltage Gain in Hot Electron Transistors without Base Layer(THz Devices,Heterostructure Microelectronics with TWHM2005)
- Wrapped Alignment Marks for Fabrication of Interference/Diffraction Hot Electron Devices
- W/Cr/Au/SiO_2 Composite Alignment Mark for Fabrication of Interference/Diffraction Hot Electron Devices
- Nanostrueture Alignment for Hot Electron Interference/Diffraction Devices
- Ultrafine Fabrication Technique for Hot Electron Interference/Diffraction Devices
- Effect of Spacer Layer Thickness on Energy Level Width Narrowing in GaInAs/InP Resonant Tunneling Diodes Grown by Organo-Metallic Vapor Phase Epitaxy
- Transport Anisotropy of Si Delta-Doped Layer in InP Grown by OMVPE
- Increase in Collector Current in Hot-Electron Transistors Controlled by Gate Bias
- Theoretical Gain of Quantum-Well Wire Lasers
- Febrication of InP/GaInAs Double Heterojunction Bipolar Transistors with a 0.1-μm-Wide Emitter : Semiconductors
- InP DHBT with 0.5μm Wide Emitter alongDirection toward BM-HBT with Narrow Emitter(Joint Special Issue on Heterostructure Microelectronics with TWHM 2000)
- Reduction of Base-Collector Capacitance inSubmicron InP/GalnAs Heterojunction Bipolar Transistors with Buried Tungsten Wires : Semiconductors
- Peak Width Analysis of Current-Voltage Characteristics of Triple-Barrier Resonant Tunneling Diodes
- First Fabrication of GaInAs/InP Buried Metal Heterojunction Bipolar Transistor and Reduction of Base-Collector Capacitance
- A 25-nm-pitch GaInAs/InP Buried Structure Using Calixarene Resist
- High Peak-to-Valley Current Ratio GaInAs/GaInP Resonant Tunneling Diodes
- Characterization of GaInAs/InP Triple-Barrier Resonant Tunneling Diodes Grown by Organo-Metallic Vapor Phase Epitaxy for High-Temperature Estimation of Phase Coherent Length of Electrons
- Seventy-nm-Pitch Patterning on CaF_2 by e-beam Exposure
- Current-Voltage Characteristics of Triple-Barrier Resonant Tunnnel Diodes Including Coherent and Incoherent Tunneling Processes (Special Issue on Quantum Effect Devices and Their Fabrication Technologies)
- High Temperature Estimation of Phase Coherent Length of Hot Electron Using GaInAs/InP Triple-Barrier Resonant Tunneling Diodes Grown by OMVPE
- Monolayer Steps Formation in InP and GaInAs by OMVPE and Reduction of Resonant Energy Width in GaInAs/InP RTDs
- Electrical Properties of 100 nm Pitch Cr/Au Fine Electrodes with 40 nm Width on GaInAs
- Fabrication of Vertical InGaAs Channel Metal-Insulator-Semiconductor Field Effect Transistor with a 15-nm-Wide Mesa Structure and a Drain Current Density of 7MA/cm^2
- 招待講演 InGaAs/InP MISFET with epitaxially grown source (Silicon devices and materials)
- 招待講演 InGaAs/InP MISFET with epitaxially grown source (Electron devices)
- Improvement in Gate Insulation in InP Hot Electron Transistors for High Transconductance and High Voltage Gain
- Crystal Growth of InP on a Gd_3Ga_5O_ Substrate by Organometallic Chemical Vapor Deposition
- GaInAs/InP Hot Electron Transistors Grown by OMVPE
- Estimation of Phase Coherent Length of Hot Electrons in GaInAs Using Resonant Tunneling Diodes
- GaInAsP/InP Single Quantum-Well Lasers by OMVPE
- Conditions for OMVPE Growth of GaInAsP/InP Crystal
- Vertical InGaAs Channel Metal--Insulator--Semiconductor Field Effect Transistor with High Current Density
- Flip-Chip Packaging of Low-Noise Metamorphic High Electron Mobility Transistors on Low-Cost Organic Substrate
- Estimation of collector current spreading in InGaAs SHBT having 75-nm-thick collector
- Estimation of collector current spreading in InGaAs SHBT having 75-nm-thick collector
- Improvement of Regrown Interface in InP Organo-Metallic Vapor Phase Epitaxy
- Effects of Low-Oxygen-Content Metalorganic Precursors on AlInAs and High Electron Mobility Transistor Structures with the Thick AlInAs Buffer Layer
- InP/InGaAs Composite Metal-Oxide-Semiconductor Field-Effect Transistors with Regrown Source and Al_2O_3 Gate Dielectric Exhibiting Maximum Drain Current Exceeding 1.3mA/μm
- Wet Chemical Etching for Ultrafine Periodic Structure : Rectangular InP Corrugations of 70 nm Pitch and 100 nm Depth : Etching and Deposition Technology
- Observation of InP Surfaces after (NH_4)_2S_x Treatment by a Scanning Tunneling Microscope
- Numerical Analysis of the Effect of P-Regions on the I-V Kink in GaAs MESFETs(Semiconductor Materials and Devices)
- Influence of Impurities on the Performance of Doped-Well GaInAs/InP Resonant Tunneling Diodes
- High Peak-to-Valley Current Ratio GaInAs/GaInP Resonant Tunneling Diodes
- Improvement of Organometallic Vapor Phase Epitaxy Regrown GaInAs/InP Heterointerface by Surface Treatment
- InAs High Electron Mobility Transistors with Buried Gate for Ultralow-Power-Consumption Low-Noise Amplifier Application
- Reduction of Output Conductance in Vertical InGaAs Channel Metal-Insulator-Semiconductor Field-Effect Transistor Using Heavily Doped Drain Region
- Fabrication of InP/InGaAs SHBT on Si Substrate by Using Transferred Substrate Process
- Bias-Dependent Radio Frequency Performance for 40 nm InAs High-Electron-Mobility Transistor with a Cutoff Frequency Higher than 600 GHz
- InP Hot Electron Transistors with Emitter Mesa Fabricated between Gate Electrodes for Reduction in Emitter-Gate Gate-Leakage Current
- Reduction of Base-Collector Capacitance in InP/InGaAs DHBT with Buried SiO_2 Wires
- DC and RF Performance Improvement of 70 nm Quantum Well Field Effect Transistor by Narrowing Source–Drain Spacing Technology
- High-Performance In0.52Al0.48As/In0.6Ga0.4As Power Metamorphic High Electron Mobility Transistor for Ka-Band Applications
- Observation of Current Modulation through Self-Assembled Monolayer Molecule in Transistor Structure
- Increase in Collector Current in Hot-Electron Transistors Controlled by Gate Bias
- Monte Carlo Analysis of Base Transit Times of InP/GaInAs Heterojunction Bipolar Transistors with Ultrathin Graded Bases
- InP Hot Electron Transistors with a Buried Metal Gate
- Fabrication of GaInAs/InP Heterojunction Bipolar Transistors with a Single Tungsten Wire as Collector Electrode
- InP/InGaAs Hot Electron Transistors with Insulated Gate
- Design and Simulation of Hot-Electron Diffraction Observation Using Scanning Probe: Quantitative Evaluation of Observation Possibility
- High Open-Circuit Voltage Gain in Vertical InGaAs Channel Metal--Insulator--Semiconductor Field-Effect Transistor Using Heavily Doped Drain Region and Narrow Channel Mesa
- InAs Thin-Channel High-Electron-Mobility Transistors with Very High Current-Gain Cutoff Frequency for Emerging Submillimeter-Wave Applications
- Mechanism Study of Gate Leakage Current for AlGaN/GaN High Electron Mobility Transistor Structure Under High Reverse Bias by Thin Surface Barrier Model and Technology Computer Aided Design Simulation
- Wet Chemical Etching for Ultrafine Periodic Structure: Rectangular InP Corrugations of 70 nm Pitch and 100 nm Depth
- Improvement in Gate Insulation in InP Hot Electron Transistors for High Transconductance and High Voltage Gain
- High Open-Circuit Voltage Gain in Vertical InGaAs Channel Metal-Insulator-Semiconductor Field-Effect Transistor Using Heavily Doped Drain Region and Narrow Channel Mesa (Special Issue : Solid State Devices and Materials)
- Reduction of Base-Collector Capacitance in InP/InGaAs DHBT with Buried SiO2 Wires
- InAs Thin-Channel High-Electron-Mobility Transistors with Very High Current-Gain Cutoff Frequency for Emerging Submillimeter-Wave Applications
- InAs Thin-Channel High-Electron-Mobility Transistors with Very High Current-Gain Cutoff Frequency for Emerging Submillimeter-Wave Applications