Simultaneous Temperature Measurement of Wafers in Chemical Mechanical Polishing of Silicon Dioxide Layer
スポンサーリンク
概要
- 論文の詳細を見る
The wafer temperature in chemical mechanical polishing (CMP) of silicon dioxide layers was measured. When the temperatures of both the polishing slurry and the polishing pad were controlled at 8℃, the measured wafer temperatures were 10-20℃. The temperature distribution affected the thickness of the polished oxide layer. When the wafer temperature was high, the oxide layer removal rate increased because of the increased reaction of the slurry with the oxide layer. It was clear that there was a linear relationship between the measured wafer temperature and the oxide layer removal rate. The effects of grooving several typical polishing pads for oxide layer polishing were investigated. It was found that grooves on the pad increased the uniformity of the removal of the oxide layer from the wafer.
- 社団法人応用物理学会の論文
- 1995-12-15
著者
-
ITO Takashi
Fujitsu Laboratories Ltd.
-
SUGIMOTO Fumitoshi
Fujitsu Laboratories Ltd.
-
ARIMOTO Yoshihiro
Fujitsu Laboratories Ltd.
-
Ito T
Osaka Univ. Osaka Jpn
-
ARIMOTO Yoshihiro
System LSI Development Labs., FUJITSU LABORATORIES LTD.
-
Sugimoto F
Fujitsu Lab. Ltd. Atsugi Jpn
-
Arimoto Y
System Lsi Development Labs. Fujitsu Laboratories Ltd.
関連論文
- Nanoscale ErP Islands on InP(001) Substrate Grown by Organometallic Vapor-Phase Epitaxy
- Thermal Quenching of Er-Related Luminescence in GaInP Doped with Er by Organometallic Vapor Phase Epitaxy
- Effects of Growth Temperature on Er-Related Photoluminescence in Er-Doped InP and GaAs Grown by Organometallic Vapor Phase Epitaxy with Tertiarybutylphosphine and Tertiarybutylarsine
- X-Ray Reflectometry and Infrared Analysis of Native Oxides on Si(100) Formed in Chemical Treatment
- Influence of Organic Contamination on Silicon Dioxide Integrity
- Recrystallization of Arsenic Implanted Layer in Silicon by Vacuum-Ultraviolet-Light Irradiation
- Effects of Vacuum-Ultraviolet-Light-Induced Surface Reaction on Selective and Anisotropic Etching of Silicon Dioxide Using Anhydrous Hydrogen Fluoride Gas
- Internal Stress of CoSi_2 Films Formed by Rapid Thermal Annealing
- Stress Measurements in Silicon Substrates with TiSi_2 Patterns Using Raman Microprobe
- Silicon-Hydrogen Bonds in Silicon Native Oxides Formed during Wet Chemical Treatments
- Application of Reversed Silicon Wafer Direct Bonding to Thin-Film SOI Power ICs
- Application of Reversed Silicon Wafer Direct Bonding to Thin-Film SOI Power Ics
- Ti Salicide Process for Subquarter-Micron CMOS Devices (Special Issue on Quarter Micron Si Device and Process Technologies)
- Wafer Cleaning with Photoexcited Chlorine and Thermal Treatment for High-Quality silicon Epitaxy : Beam Induced Physics and Chemistry
- Photoresist Chemical Mechanical Polishing for Shallow Trench Isolation
- Photoresist CMP for Shallow Trench Isolation
- Advanced SOI Devices Using CMP and Wafer Bonding
- Silicon-Monohydride Termination of Silicon-111 Surface Formed by Boiling Water
- Synchrotron-Radiation-Induced Modification of Silicon Dioxide Film at Room Temperature : Beam Induced Physics and Chemistry
- Synchrotron-Radiation-Induced Modification of Silicon Dioxide Film at Room Temperature
- Synchrotron Radiation-Assisted Removal of Oxygen and Carbon Contaminants from a Silicon Surface
- Thermal Stability of Interconnect of TiN/Cu/TiN Multilayered Structure
- Atomic Step Structure on Vicnal H/Si(111) Surface Formed by Hot Water Immersion
- Time-Dependent Airborne Organic Contaimination on Silicon Wafer Surface Stored in a Plastic Box
- Multi-bit Programming for 1T-FeRAM by Local Polarization Method
- A New Circuit Simulation Model of Ferroelectric Capacitors
- A New Circuit Simulation Model of Ferroelectric Capacitors
- A Parallel Element Model for Simulating Switching Response of Ferroelectric Capacitors(Special Issue on Nonvolatile Memories)
- Reconditioning-Free Polishing for Interlayer-Dielectric Planarization
- Electrical Characteristics of Silicon Devices after UV-Excited Dry Cleaning (Special Issue on Opto-Electronics and LSI)
- Copper Interconnects Fabricated by Dry Etching Process
- Lattice Location of ^N Atoms in SiC Analyzed by Nuclear Resonant Reaction
- High-Speed SOI Bipolar Transistors Using Bonding and Thinning Techniques
- Evaluation of Photoemitted Current from SiO_2 Film on Silicon During Synchrotron Radiation Irradiation
- Chemical Structures of Native Oxides Formed during Wet Chemical Treatments
- Synchrotron Radiation-Assisted Silicon Film Growth by Irradiation Parallel to the Substrate
- Poly(siloxane)-Based Chemically Amplified Resist Convertible into Silicate Glass
- High-Reliability Copper Interconnects through Dry Etchirng Process
- A New SOI-Lateral Bipolar Transistor for High-Speed Operation
- Achieving High Current Gain and Low Emitter Resistance with the SiC_x:F Widegap Emitter
- Identification of MOS Gate Dielectric-Breakdown Spot Using High-Selectivity Etching
- A Backscattering-Channeling Study of Thermally Grown Nitride Films on Silicon
- Chemically Amplified Bilevel Resist Based on Condensation of Siloxanes : Resist and Processes
- Chemically Amplified Bilevel Resist Based on Condensation of Siloxanes
- Application of Photo-Assisted Etching Technology to Preferential Etching of Si for Dielectrically Isolated Structure
- Simultaneous Temperature Measurement of Wafers in Chemical Mechanical Polishing of Silicon Dioxide Layer
- A pH-Controlled Chemical Mechanical Polishing Method for Thin Bonded Silicon-on-Insulator Wafers
- Bond Strength of Bonded SOI Wafers
- Pulse-Field-Assisted Wafer Bonding for Silicon on Insulator
- Mn2O3 Slurry Reuse by Circulation Achieving High Constant Removal Rate
- Mn2O3 Slurry Achieving Reduction of Slurry Waste
- Si Wafer Bonding with Ta Silicide Formation
- Time-Dependent Airborne Organic Contamination on Silicon Wafer Surface Stored in a Plastic Box
- Wafer Cleaning with Photoexcited Chlorine and Thermal Treatment for High-Quality Silicon Epitaxy