High-Reliability Copper Interconnects through Dry Etchirng Process
スポンサーリンク
概要
- 論文の詳細を見る
A modified high-temperature dry etching technique, which enables anisotropic patterning with a high etching selectivity and self-aligned passivation of a sidewall of an interconnect simultaneously, has been developed for fabrication of sub-quarter-micron Cu interconnects. Resistivities of the resulting Cu interconnects are in the range of 1.7 to 2.2 μΩ・cm for the linewidth of 0.2-3.0 μm. As a result of electromigration (EM) tests, it has been observed that median time to failure (MTF) of the Cu interconnects depends on their linewidth. This behavior is considered to be caused by their grain structure, such as a bamboo-type structure for linewidths narrower than 0.3 μm. In comparison with a MTF of a conventional A1-1%, Si line, these Cu interconnects have at least 100 times longer lifetime. Activation energy for EM damage of the 0.7-μm-wide line is 0.88 eV.
- 社団法人応用物理学会の論文
- 1995-02-28
著者
-
Ito T
Osaka Univ. Osaka Jpn
-
Yamaji T
Tokyo Denki Univ. Tokyo Jpn
-
YAMANOBE Tomomi
Semiconductor Tech. Lab., Oki Electric Industry Co., Ltd.
-
Yamanobe T
Oki Electric Ind. Co. Ltd. Tokyo Jpn
-
IGARASHI Yasushi
Semiconductor technology Laboratory, OKI Electric Industry Co., Ltd.
-
ITO Toshio
Semiconductor technology Laboratory, OKI Electric Industry Co., Ltd.
-
Igarashi Y
Semiconductor Tech.lab. Oki Electric Industry Co. Ltd.
-
Igarashi Yasushi
Semiconductor Tech.Lab., Oki Electric Industry Co., Ltd.
関連論文
- Nanoscale ErP Islands on InP(001) Substrate Grown by Organometallic Vapor-Phase Epitaxy
- Thermal Quenching of Er-Related Luminescence in GaInP Doped with Er by Organometallic Vapor Phase Epitaxy
- Effects of Growth Temperature on Er-Related Photoluminescence in Er-Doped InP and GaAs Grown by Organometallic Vapor Phase Epitaxy with Tertiarybutylphosphine and Tertiarybutylarsine
- Recrystallization of Arsenic Implanted Layer in Silicon by Vacuum-Ultraviolet-Light Irradiation
- Effects of Vacuum-Ultraviolet-Light-Induced Surface Reaction on Selective and Anisotropic Etching of Silicon Dioxide Using Anhydrous Hydrogen Fluoride Gas
- Internal Stress of CoSi_2 Films Formed by Rapid Thermal Annealing
- Stress Measurements in Silicon Substrates with TiSi_2 Patterns Using Raman Microprobe
- A Novel Fabrication Technique of Multilayer Stacked Silicon-on-Insulator Structure Applicable to Three-Dimensional ICs
- Formation of c-Axis-Oriented Bi_4Ti_3O_ Films with Extremely Flat Surface by Spin-Coating
- Formation of c-Axis-Oriented Bi_4Ti_3O_ Films with Extremely Flat Surface by Spin-Coating
- Effects of Ion Etching and Annealing in O_2 Atmosphere Following Ion Etching on Properties and Chemistry of Sr_Bi_Ta_2O_ Thin Films
- Thermal Stability of Interconnect of TiN/Cu/TiN Multilayered Structure
- A New Mechanism of Failure in Silicon p^+/n Junction Induced by Diffusion Barrier Metals
- Submicron Ferroelectric Capacitors Fabricated by Chemical Mechanical Polishing Process for High-Density Ferroelectric Memories
- Submicron Ferroelectric Capacitors Fabricated by CMP Process for High-Density FeRAMs
- Copper Interconnects Fabricated by Dry Etching Process
- Lattice Location of ^N Atoms in SiC Analyzed by Nuclear Resonant Reaction
- Poly(siloxane)-Based Chemically Amplified Resist Convertible into Silicate Glass
- High-Reliability Copper Interconnects through Dry Etchirng Process
- Chemically Amplified Bilevel Resist Based on Condensation of Siloxanes : Resist and Processes
- Chemically Amplified Bilevel Resist Based on Condensation of Siloxanes
- Simultaneous Temperature Measurement of Wafers in Chemical Mechanical Polishing of Silicon Dioxide Layer
- A pH-Controlled Chemical Mechanical Polishing Method for Thin Bonded Silicon-on-Insulator Wafers