SiGe Source and Drain for Performance Boosting of Peripheral PMOS Transistor in High Density 4Gb DRAM Technologies
スポンサーリンク
概要
- 論文の詳細を見る
- 2006-06-26
著者
-
Moon J‐t
Process Development Team Memory Division Semiconductor Business Samsung Electronics Co. Ltd.
-
Moon Joo-tae
Semiconductor R&d Center Samsung Electronics Co. Ltd.
-
Lee Deok-hyung
Process Development Team Memory Division Semiconductor Business Samsung Electronics Co. Ltd.
-
CHUNG U-In
Process Development Thani, Semiconductor R&D Division, Sam suns Uectronics Co., Ltd.
-
MOON JooTae
Process Development Team, Memory Division, Semiconductor Business, Samsung Electronics Co., Ltd.
-
Lee Byeong-chan
Process Development Team Memory Division Semiconductor Business Samsung Electronics Co. Ltd.
-
Jung InSoo
Process Development Team, Memory Division, Semiconductor Business, Samsung Electronics Co., Ltd.
-
Lee Sun-Ghil
Process Development Team, Memory Division, Semiconductor Business, Samsung Electronics Co., Ltd.
-
Lee Jong-Wook
Process Development Team, Memory Division, Semiconductor Business, Samsung Electronics Co., Ltd.
-
Choi Siyoung
Process Development Team, Memory Division, Semiconductor Business, Samsung Electronics Co., Ltd.
-
Moon Joo
Process Development Team Memory Division Samsung Electronics Co. Ltd.
-
Lee Jae-mun
Division Of Hematolgoy Catholic Hematopoietic Stem Cell Transplantation Center College Of Medicine T
-
Lee Jong-wook
Process Development Team Memory Division Semiconductor Business Samsung Electronics Co. Ltd.
-
Lee Jong-wook
Process Development Team Memory Division Samsung Electronics Co. Ltd.
-
Chung U‐i
Process Development Team Memory Division Semiconductor Business Samsung Electronics Co. Ltd.
-
Chung U-in
Process Development Team Memory Division Samsung Electronics Co. Ltd.
-
Chung U-in
Semiconductor R & D Center Samsung Electronics Co.ltd.
-
Lee Sun-ghil
Process Development Team Memory Division Semiconductor Business Samsung Electronics Co. Ltd.
-
Lee Deok-hyung
Process Development Team Memory Division Samsung Electronics Co. Ltd.
-
Jung Insoo
Process Development Team Memory Division Semiconductor Business Samsung Electronics Co. Ltd.
-
Lee Byeong-chan
Process Development Team Memory Division Samsung Electronics Co. Ltd.
-
Choi Siyoung
Process Development Team Memory Division Semiconductor Business Samsung Electronics Co. Ltd.
-
Choi Siyoung
Process Development Team Memory Division Samsung Electronics Co. Ltd.
-
Moon Jootae
Process Development 1, Semiconductor R&D, Samsung Electronics Co. Ltd.
関連論文
- Challenge to 0.13μm Device Patterning using KrF
- Challenge to 0.13μm Device Patterning using KrF
- Challenge to 0.13μm Device Patterning using KrF
- Plasma-Assisted Dry Etching of Ferroelectric Capacitor Modules and Application to a 32M Ferroelectric Random Access Memory Devices with Submicron Feature Sizes
- Integration of Ferroelectric Random Access Memory Devices with Ir/IrO_2/Pb(Zr_xTi_)O^^_3/Ir Capacitors Formed by Metalorganic Chemical Vapor Deposition-Grown Pb(Zr_xTi_)O_3
- Enhanced Retention Characteristics of Pb(Zr, Ti)O_3 Capacitors by Ozone Treatment : Electrical Properties of Condensed Matter
- Performance and Reliability of MIM (Metal-Insulator-Metal) Capacitors with ZrO_2 for 50nm DRAM Application
- Investigation of Chemical Vapor Deposition (CVD)-Derived Cobalt Silicidation for the Improvement of Contact Resistance
- Improvement of Contact Resistance between Ru Electrode and TiN Barrier in Ru/Crystalline-Ta_2O_5/Ru Capacitor for 50nm Dynamic Random Access Memory
- Improvement of Contact Resistance of Ru electrode/TiN barrier at Ru/Crystalline-Ta_2O_5/Ru Capacitor for 50nm DRAM device
- Investigation of CVD-Co Silicidation for the Improvement of Contact Resistance
- SiGe Source and Drain for Performance Boosting of Peripheral PMOS Transistor in High Density 4 Gb DRAM Technologies(Session 7A Silicon Devices IV,AWAD2006)
- SiGe Source and Drain for Performance Boosting of Peripheral PMOS Transistor in High Density 4 Gb DRAM Technologies(Session 7A Silicon Devices IV,AWAD2006)
- SiGe Source and Drain for Performance Boosting of Peripheral PMOS Transistor in High Density 4Gb DRAM Technologies
- 3D Cell Structure for Low Power and High Performance DRAM : FCAT (Fin-Channel-Array Transistor)(Session A1 Si Novel Device and Process)(2004 Asia-Pacific Workshop on Fundamentals and Application of Advanced Semiconductor Devices (AWAD 2004))
- 3D Cell Structure for Low Power and High Performance DRAM : FCAT (Fin-Channel-Array Transistor)(Session A1 Si Novel Device and Process)(2004 Asia-Pacific Workshop on Fundamentals and Application of Advanced Semiconductor Devices (AWAD 2004))
- Risk-Adapted Preemptive Therapy for Cytomegalovirus Disease after Allogeneic Stem Cell Transplantation : A Single-Center Experience in Korea
- Risk-Adapted Preemptive Therapy for Cytomegalovirus Disease after Allogeneic Stem Cell Transplantation : A Single-Center Experience in Korea
- Hepatosplenic Tuberculosis Mimicking Disseminated Candidiasis in Patients With Acute Leukemia
- Necrotizing Enterocolitis : Experience of 27 Cases From a Single Korean Institution
- Formation of High-Temperature Stable Co-Silicide from Co_Ta_/Si Systems
- The Formation of High Temperature Stable Co-Silicide from Co_Ta_x/Si Systems
- Comparison of 2 Preparative Regimens for Stem Cell Transplantation from HLA-Matched Sibling Donors in Patients with Advanced Myelodysplastic Syndrome
- Stress Behavior of High Density Plasma Chemical Vapor Deposition Oxide Deposited on a Metal-Patterned Wafer
- Favorable outcomes of intravenous busulfan, fludarabine, and 400 cGy total body irradiation-based reduced-intensity conditioning allogeneic stem cell transplantation for acute myelogenous leukemia with old age and/or co-morbidities
- Spontaneous Pneumothorax Developed in Patients with Bronchiolitis Obliterans after Unrelated Hematopoietic Stem Cell Transplantation : Case Report and Review of the Literature
- Innovative Al Damascene Process for Nanoscale Interconnects
- Laser-induced Epitaxial Growth (LEG) Technology for High Density 3-D Stacked Memory with High Productivity
- Laser-induced Epitaxial Growth (LEG) Technology for High Density 3-D Stacked Memory with High Productivity
- Optimum TiSi_2 Ohmic Contact Process for Sub-100nm Devices
- A Study on the Germano-Silicide Formation in the Ni/Si_Ge_x System for CMOS Device Applications
- Effects of Step Coverage, Cl Content and Deposition Temperature in TiN Top Electrode on the Reliability of Ta_2O_5 and Al_2O_3 MIS Capacitor for 0.13μm Technology and Beyond
- Ultra Shallow Junction Formation Using Plasma Doping and Laser Annealing for Sub-65nm Technology Nodes
- Device Performance Improvement Based on Transient Enhanced Diffusion Suppression in the Deep Sub-Quarter Micron Scale
- Device Performances Improvement Based on TED Suppression in Deep Sub-Quarter Micron Regime
- Ni Germano-Salicide Technology for High Performance MOSFETs
- Ni Germano-Salicide Technology for High Performance MOSFETs
- FEOL Process for Sub-100nm DRAM
- FEOL Process for Sub-100nm DRAM
- Elimination of Al Line and Via Resistance Degradation under HTS Test in Application of F-Doped Oxide as Intermetal Dielectric
- The Origin of Micro-Loading Effect of TEOS-O3 Oxide II
- Fas, Fas-Associated Death Domain-Like Interleukin 1β-Converting Enzyme-Like Inhibitory Protein, and Apoptotic Features of Elderly Acute Myeloid Leukemia Based on Response to Induction Chemotherapy
- Effects of Post-Deposition Annealing on the Electrical Properties of HfSiO Films Grown by Atomic Layer Deposition
- Performance of DRAM Cell Transistor with Thermal Desorption Silicon Etching (TDSE) and Selective Si Channel Epi Techniques
- Surface Analysis for Selective SiO_2 Etching by Reflectance Photoelastic Modulated Fourier Transform Infrared Spectroscopy : Nuclear Science, Plasmas, and Electric Discharges
- Control of Microscratches in Chemical-Mechanical Polishing Process for Shallow Trench Isolation
- Study On Characteristics of Ge Based ARL for DUV Lithography
- Study On Characteristics of Ge Based ARL for DUV Lithography
- Performance of DRAM Cell Transistor with Thermal Desorption Silicon Etching (TDSE) and Selective Si Channel Epi Techniques
- Effects of Post-Deposition Annealing on the Electrical Properties of HfSiO Films Grown by Atomic Layer Deposition
- Investigation of the Contact Resistance between Ti/TiN and Ru in Metal-1/Plate Contacts of Ruthenium Insulator Silicon Capacitor
- Elimination of Al Line and Via Resistance Degradation under HTS Test in Application of F-Doped Oxide as Intermetal Dielectric
- Investigation of Chemical Vapor Deposition (CVD)-Derived Cobalt Silicidation for the Improvement of Contact Resistance
- Innovative Al Damascene Process for Nanoscale Interconnects
- Highly Reliable 0.15 μm/14 F2 Cell Ferroelectric Random Access Memory Capacitor Using SrRuO3 Buffer Layer
- Ultra Shallow Junction Formation Using Plasma Doping and Laser Annealing for Sub-65 nm Technology Nodes