Study On Characteristics of Ge Based ARL for DUV Lithography
スポンサーリンク
概要
- 論文の詳細を見る
Germanium based ARL (Anti Reflective layer) having high conformality over toppgraphy and removable during resist strip process was developed and its various characteristics were investigated. The ARLs were composed with GeNx and (Ge, Si)Nx and fabricated by reactive RF sputtering. The optical constants of various Ge based materials were measured and the good ARL performance for DUV lithography was obtained. Since the GeNx ss dissolved in water during resist develop process, it can not be used. Therefore, silicon was added to solve this problem. Thin film characteristics of (Ge,Si)Nx compound were analyzed using XRD, XPS, AES, SEM and the ARL characteristic was confirmed by resist patterning. Because the (Ge,Si)Nx material is removable by H_2SO_4 strip, yet most of current inorganic ARL is not, it has advantage for process simplicity.
- 社団法人電子情報通信学会の論文
- 1997-07-24
著者
-
Moon J
Samsung Electronics Co. Ltd. Kyungki‐do Kor
-
MOON JooTae
Process Development Team, Memory Division, Semiconductor Business, Samsung Electronics Co., Ltd.
-
Moon Jong
Semiconductor R & D Center Samsung Electronics Co. Ltd
-
Lee Moonyong
Process Development 1 Semiconductor R&d Samsung Electronics Co. Ltd.
-
Kang H
Network Solution Lab. Corporate R&d Center Samsung Electronics Co. Ltd.
-
Kim Yongbeom
Process Development 1, Semiconductor R&D, Samsung Electronics Co. Ltd.
-
Kim Dongwan
Process Development 1, Semiconductor R&D, Samsung Electronics Co. Ltd.
-
Kang Hoyoung
Process Development 1, Semiconductor R&D, Samsung Electronics Co. Ltd.
-
Kim D
Hyundai Microelectronics Co. Ltd. Kyungi‐do Kor
-
Kim Yongbeom
Process Development 1 Semiconductor R&d Samsung Electronics Co. Ltd.
-
Moon Jootae
Process Development 1, Semiconductor R&D, Samsung Electronics Co. Ltd.
-
Kim Dongwan
Process Development 1, Semiconductor R&D, Samsung Electronics Co. Ltd.
関連論文
- Improvement of Contact Resistance of Ru electrode/TiN barrier at Ru/Crystalline-Ta_2O_5/Ru Capacitor for 50nm DRAM device
- SiGe Source and Drain for Performance Boosting of Peripheral PMOS Transistor in High Density 4 Gb DRAM Technologies(Session 7A Silicon Devices IV,AWAD2006)
- SiGe Source and Drain for Performance Boosting of Peripheral PMOS Transistor in High Density 4Gb DRAM Technologies
- Efficient Power Management Policy in Bluetooth
- Effect of SiO_2 Film Deposition on the Ferroelectric Properties of a Pt/Pb(Zr,Ti)O_3/Pt Capacitor
- Effect of ECR CVD SiO_2 Film Deposition of Ferroelectric Properties of Pt/PZT/Pt Capacitor
- Study On Characteristics of Ge Based ARL for DUV Lithography
- Study On Characteristics of Ge Based ARL for DUV Lithography