Highly Reliable 0.15 μm/14 F2 Cell Ferroelectric Random Access Memory Capacitor Using SrRuO3 Buffer Layer
スポンサーリンク
概要
- 論文の詳細を見る
We investigated a novel technique of modifying the interface between a Pb(ZrxTi1-x)O3 (PZT) thin film and electrodes for high density 64 Mbit ferroelectric random access memory (FRAM) device. Using a SrRuO3 buffer layer, we successfully developed highly reliable 0.15 μm/14 F2 cell FRAM capacitors with 75-nm-thick polycrystalline PZT thin films. The SrRuO3 buffer layer greatly enhanced ferroelectric characteristics due to the decrease in interfacial defect density. In PZT capacitors with a total thickness of 180 nm for whole capacitor stack, a remnant polarization of approximately 42 μC/cm2 was measured with a 1.4 V operation. In addition, an opposite state remnant polarization loss of less than 15% was observed after baking at 150 °C for 100 h. In particular, we found that the SrRuO3 buffer layer also played a key role in inhibiting the diffusion of Pb and O from the PZT thin films.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2006-04-30
著者
-
JUNG Yong-Ju
Process Development Thani, Semiconductor R&D Division, Sam suns Uectronics Co., Ltd.
-
Park Soon-oh
Process Development Team Semiconductor R&d Division Samsung Electronics Co. Ltd.
-
Heo Jang-eun
Process Development Team Semiconductor R&d Division Samsung Electronics Co. Ltd.
-
Nam Sang-don
Process Development Team Semiconductor R&d Division Samsung Electronics Co. Ltd.
-
Moon Joo-tae
Process Development Team Memory Division Samsung Electronics Co. Ltd.
-
Chung U-in
Process Development Team Memory Division Samsung Electronics Co. Ltd.
-
Joo Suk-ho
Process Development Team Semiconductor R&d Division Samsung Electronics Co. Ltd.
-
Bae Byoung-Jae
Process Development Team, Semiconductor R&D Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do 449-711, Korea
-
Yoo Dong-Chul
Process Development Team, Semiconductor R&D Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do 449-711, Korea
-
Lim Ji-Eun
Process Development Team, Semiconductor R&D Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do 449-711, Korea
-
Im Dong-Hyun
Process Development Team, Semiconductor R&D Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do 449-711, Korea
-
Choi Suk-Hun
Process Development Team, Semiconductor R&D Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do 449-711, Korea
-
Kim Hee-Seok
Process Development Team, Semiconductor R&D Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do 449-711, Korea
-
Lim Ji-Eun
Process Development Team, Semiconductor R&D Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do 449-711, Korea
-
Im Dong-Hyun
Process Development Team, Semiconductor R&D Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do 449-711, Korea
-
Choi Suk-Hun
Process Development Team, Semiconductor R&D Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do 449-711, Korea
-
Kim Hee-Seok
Process Development Team, Semiconductor R&D Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do 449-711, Korea
-
Heo Jang-Eun
Process Development Team, Semiconductor R&D Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do 449-711, Korea
-
Nam Sang-Don
Process Development Team, Semiconductor R&D Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do 449-711, Korea
-
Chung U-In
Process Development Team, Semiconductor R&D Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do 449-711, Korea
-
Park Soon-Oh
Process Development Team, Semiconductor R&D Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do 449-711, Korea
-
Jung Yong-Ju
Process Development Team, Semiconductor R&D Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do 449-711, Korea
-
Yoo Dong-Chul
Process Development Team, Semiconductor R&D Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do 449-711, Korea
-
Moon Joo-Tae
Process Development Team, Semiconductor R&D Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do 449-711, Korea
-
Joo Suk-Ho
Process Development Team, Semiconductor R&D Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do 449-711, Korea
関連論文
- Plasma-Assisted Dry Etching of Ferroelectric Capacitor Modules and Application to a 32M Ferroelectric Random Access Memory Devices with Submicron Feature Sizes
- Integration of Ferroelectric Random Access Memory Devices with Ir/IrO_2/Pb(Zr_xTi_)O^^_3/Ir Capacitors Formed by Metalorganic Chemical Vapor Deposition-Grown Pb(Zr_xTi_)O_3
- Enhanced Retention Characteristics of Pb(Zr, Ti)O_3 Capacitors by Ozone Treatment : Electrical Properties of Condensed Matter
- Performance and Reliability of MIM (Metal-Insulator-Metal) Capacitors with ZrO_2 for 50nm DRAM Application
- Improvement of Contact Resistance between Ru Electrode and TiN Barrier in Ru/Crystalline-Ta_2O_5/Ru Capacitor for 50nm Dynamic Random Access Memory
- Investigation of CVD-Co Silicidation for the Improvement of Contact Resistance
- SiGe Source and Drain for Performance Boosting of Peripheral PMOS Transistor in High Density 4 Gb DRAM Technologies(Session 7A Silicon Devices IV,AWAD2006)
- SiGe Source and Drain for Performance Boosting of Peripheral PMOS Transistor in High Density 4 Gb DRAM Technologies(Session 7A Silicon Devices IV,AWAD2006)
- SiGe Source and Drain for Performance Boosting of Peripheral PMOS Transistor in High Density 4Gb DRAM Technologies
- Electrical Properties of Crystalline Ta_2O_5 with Ru Electrode
- Electrical Properties of Ru/Ta_2O_5/Ru Capacitor for 1 Giga-Scale DRAMs and Beyond
- Laser-induced Epitaxial Growth (LEG) Technology for High Density 3-D Stacked Memory with High Productivity
- Laser-induced Epitaxial Growth (LEG) Technology for High Density 3-D Stacked Memory with High Productivity
- Rugged Metal Electrode (RME) for High Density Memory Devices : Surfaces, Interfaces, and Films
- Ultra Shallow Junction Formation Using Plasma Doping and Laser Annealing for Sub-65nm Technology Nodes
- Performance of DRAM Cell Transistor with Thermal Desorption Silicon Etching (TDSE) and Selective Si Channel Epi Techniques
- Control of Microscratches in Chemical-Mechanical Polishing Process for Shallow Trench Isolation
- Double-Patterning Technique Using Plasma Treatment of Photoresist
- Hot-Spot Detection and Correction Using Full-Chip-Based Process Window Analysis
- Performance of DRAM Cell Transistor with Thermal Desorption Silicon Etching (TDSE) and Selective Si Channel Epi Techniques
- Effects of Post-Deposition Annealing on the Electrical Properties of HfSiO Films Grown by Atomic Layer Deposition
- Investigation of Chemical Vapor Deposition (CVD)-Derived Cobalt Silicidation for the Improvement of Contact Resistance
- Innovative Al Damascene Process for Nanoscale Interconnects
- Highly Reliable 0.15 μm/14 F2 Cell Ferroelectric Random Access Memory Capacitor Using SrRuO3 Buffer Layer
- Most Efficient Alternative Manner of Patterning sub-80 nm Contact Holes and Trenches with 193 nm Lithography
- Ultra Shallow Junction Formation Using Plasma Doping and Laser Annealing for Sub-65 nm Technology Nodes