Most Efficient Alternative Manner of Patterning sub-80 nm Contact Holes and Trenches with 193 nm Lithography
スポンサーリンク
概要
- 論文の詳細を見る
The patterning of sub-80 nm contact holes and trenches by ArF lithography is very challenging. To solve this problem, several technologies have been proposed, including thermal flow, resolution enhancement of lithography assisted by chemical shrink (RELACS), and shrink assist film for enhanced resolution (SAFIER). In this paper, we compare these processes in order to determine the advantages and disadvantages, and to gain an understanding on their mechanism on the basis of the performances of each process. Thermal flow shows a strong advantage in terms of simplicity, but it shows several disadvantages in terms of layout dependence, mask error enhancement factor (MEEF), and process window. RELACS is proven to be the most reliable, since there is a small shrink amount dependence on layout and temperature, but the limitation of shrink amount is an obstacle. Finally, SAFIER shows strong advantages in low MEEF, wide process window, and enhanced uniformity, with a weakness of the deformation in asymmetric pattern. It is considered that such performances are strongly related to the mechanism of each process, and therefore, the process should be used according to its own performances and mechanism. On the basis of the properties and relationship with the mechanism, the appropriate applications are recommended for each process.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2004-06-15
著者
-
Moon Joo-tae
Process Development Team Memory Division Samsung Electronics Co. Ltd.
-
Cho Han-ku
Process Development Team Semiconductor R&d Center Samsung Electronics
-
HATA Mitsuhiro
Process Development Team, Semiconductor R&D Center, Samsung Electronics, Co., Ltd.
-
WOO Sang-Gyoun
Process Development Team, Semiconductor R&D Center, Samsung Electronics, Co., Ltd.
-
Kim Sang
Process Development Team Semiconductor R&d Center Samsung Electronics Co. Ltd.
-
Ryu Byoung-il
Process Development Team Semiconductor R&d Center Samsung Electronics Co. Ltd.
-
Han Woo-sung
Process Development Team Semiconductor R&d Center Samsung Electronics
-
Kim Hyun-woo
Process Development Team Semiconductor R&d Center Samsung Electronics
-
Yoon Jin-young
Process Development Team Semiconductor R&d Center Samsung Electronics
-
Hah Jung
Process Development Team Semiconductor R&d Center Samsung Electronics Co. Ltd.
-
Cho Han-Ku
Process Development Team, Semiconductor R&D Center, Samsung Electronics, Co., Ltd. San #24, Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyunggi-Do, 499-711, Korea
-
Woo Sang-Gyoun
Process Development Team, Semiconductor R&D Center, Samsung Electronics, Co., Ltd. San #24, Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyunggi-Do, 499-711, Korea
-
Han Woo-Sung
Process Development Team, Semiconductor R&D Center, Samsung Electronics, Co., Ltd. San #24, Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyunggi-Do, 499-711, Korea
-
Kim Hyun-Woo
Process Development Team, Semiconductor R&D Center, Samsung Electronics, Co., Ltd. San #24, Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyunggi-Do, 499-711, Korea
-
Moon Joo-Tae
Process Development Team, Semiconductor R&D Center, Samsung Electronics, Co., Ltd. San #24, Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyunggi-Do, 499-711, Korea
-
Yoon Jin-Young
Process Development Team, Semiconductor R&D Center, Samsung Electronics, Co., Ltd. San #24, Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyunggi-Do, 499-711, Korea
-
Kim Sang
Process Development Team, Semiconductor R&D Center, Samsung Electronics, Co., Ltd. San #24, Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyunggi-Do, 499-711, Korea
-
Hah Jung
Process Development Team, Semiconductor R&D Center, Samsung Electronics, Co., Ltd. San #24, Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyunggi-Do, 499-711, Korea
-
Hata Mitsuhiro
Process Development Team, Semiconductor R&D Center, Samsung Electronics, Co., Ltd. San #24, Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyunggi-Do, 499-711, Korea
-
Ryu Byoung-Il
Process Development Team, Semiconductor R&D Center, Samsung Electronics, Co., Ltd. San #24, Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyunggi-Do, 499-711, Korea
関連論文
- Flare in Microlithographic Exposure Tools
- Plasma-Assisted Dry Etching of Ferroelectric Capacitor Modules and Application to a 32M Ferroelectric Random Access Memory Devices with Submicron Feature Sizes
- Integration of Ferroelectric Random Access Memory Devices with Ir/IrO_2/Pb(Zr_xTi_)O^^_3/Ir Capacitors Formed by Metalorganic Chemical Vapor Deposition-Grown Pb(Zr_xTi_)O_3
- Enhanced Retention Characteristics of Pb(Zr, Ti)O_3 Capacitors by Ozone Treatment : Electrical Properties of Condensed Matter
- Performance and Reliability of MIM (Metal-Insulator-Metal) Capacitors with ZrO_2 for 50nm DRAM Application
- Improvement of Contact Resistance between Ru Electrode and TiN Barrier in Ru/Crystalline-Ta_2O_5/Ru Capacitor for 50nm Dynamic Random Access Memory
- Investigation of CVD-Co Silicidation for the Improvement of Contact Resistance
- Cyclopropyl-containing Photoacid Generators for Chemically Amplified Resists
- Most Efficient Alternative Manner of Patterning sub-80nm Contact Holes and Trenches with 193nm Lithography
- Rugged Metal Electrode (RME) for High Density Memory Devices : Surfaces, Interfaces, and Films
- Ultra Shallow Junction Formation Using Plasma Doping and Laser Annealing for Sub-65nm Technology Nodes
- Performance of DRAM Cell Transistor with Thermal Desorption Silicon Etching (TDSE) and Selective Si Channel Epi Techniques
- Quantitative Evaluation of Grid Size Effect on Critical Dimension Uniformity Improvement
- Double-Patterning Technique Using Plasma Treatment of Photoresist
- Hot-Spot Detection and Correction Using Full-Chip-Based Process Window Analysis
- Performance of DRAM Cell Transistor with Thermal Desorption Silicon Etching (TDSE) and Selective Si Channel Epi Techniques
- Investigation of Chemical Vapor Deposition (CVD)-Derived Cobalt Silicidation for the Improvement of Contact Resistance
- Innovative Al Damascene Process for Nanoscale Interconnects
- Highly Reliable 0.15 μm/14 F2 Cell Ferroelectric Random Access Memory Capacitor Using SrRuO3 Buffer Layer
- Quantitative Evaluation of Grid Size Effect on Critical Dimension Uniformity Improvement
- A New Method for Line Width Roughness Mitigation
- Most Efficient Alternative Manner of Patterning sub-80 nm Contact Holes and Trenches with 193 nm Lithography
- Ultra Shallow Junction Formation Using Plasma Doping and Laser Annealing for Sub-65 nm Technology Nodes
- Simulation of Photoresist Thermal Flow Process with Viscous Flow Model