Fujiwara Hideo | Graduate School Of Information Of Science Nara Institute Of Science And Technology
スポンサーリンク
概要
- FUJIWARA Hideoの詳細を見る
- 同名の論文著者
- Graduate School Of Information Of Science Nara Institute Of Science And Technologyの論文著者
関連著者
-
Fujiwara Hideo
Graduate School Of Information Of Science Nara Institute Of Science And Technology
-
Fujiwara Hideo
Graduate School Of Information Science Nara Institute Of Science And Technology
-
Ohtake Satoshi
Graduate School Of Information Science Nara Institute Of Science And Technology
-
OHTAKE Satoshi
Graduate School of Information Science, Nara Institute of Science and Technology (NAIST)
-
Fujiwara Hideo
Computer Design And Test Lab Nara Institute Of Science And Technology
-
Fujiwara Hideo
Nara Inst. Sci. And Technol. (naist) Ikoma‐shi Jpn
-
Fujiwara Hideo
Nara Institute Of Science And Technology:japan Science And Technology Agency Crest
-
Fujiwara Hideo
Nara Institute Of Science And Technology
-
YONEDA Tomokazu
Graduate School of Information Science, Nara Institute of Science and Technology
-
Yoneda Tomokazu
Graduate School Of Information Of Science Nara Institute Of Science And Technology
-
Fujiwara Hideo
Naist
-
Yoneda Tomokazu
Nara Inst. Sci. And Technol. (naist) Ikoma‐shi Jpn
-
Fujiwara Hideo
The Authors Are With The Graduate School Of Information Science Nara Institute Of Science And Techno
-
Fujiwara Hideo
Graduate School Of Infromation Science Nara Institute Of Science And Technology (naist)
-
Fujiwara H
Nara Inst. Sci. And Technol. Kansai Science City Jpn
-
IWAGAKI Tsuyoshi
School of Information Science, Japan Advanced Institute of Science and Technology
-
Fujiwara H
Nara Inst. Of Sci. And Technol. Nara Jpn
-
YU Thomas
Graduate School of Information Science, Nara Institute of Science and Technology
-
YU Thomas
Computer Design and Test Lab, Nara Institute of Science and Technology
-
Yu Thomas
Computer Design And Test Lab Nara Institute Of Science And Technology
-
Iwagaki Tsuyoshi
School Of Information Science Japan Advanced Institute Of Science And Technology
-
Ohtake S
Graduate School Of Information Science Nara Institute Of Science And Technology
-
Chakrabarty Krishnendu
Electrical And Computer Engineering Duke University
-
Altaf-ul-amin Md.
Graduate School Of Information Science Nara Institute Of Science And Technology
-
HUSSIN Fawnizu
Graduate School of Information Science, Nara Institute of Science and Technology
-
Yoneda Tomokazu
Computer Design And Test Lab Nara Institute Of Science And Technology
-
Yoneda Tomokazu
Graduate School Of Information Science Nara Institute Of Science And Technology
-
Hussin Fawnizu
Graduate School Of Information Science Nara Institute Of Science And Technology
-
ALTAF-UL-AMIN Md.
Graduate School of Information Science, Nara Institute of Science and Technology
-
Altaf‐ul‐amin M
Graduate School Of Information Science Nara Institute Of Science And Technology (naist)
-
HOSOKAWA Toshinori
College of Industrial Technology, Nihon University
-
IWAGAKI Tsuyoshi
Graduate School of Information Science, Nara Institute of Science and Technology
-
Inoue Michiko
Graduate School Of Information Science Nara Institute Of Science And Technology
-
ZHAO Danella
The Center For Advanced Computer Studies, University of Louisiana at Lafayette
-
Masuzawa Toshimitsu
Department Of Computer Science Graduate School Of Information Science And Technology Osaka Universit
-
Zhao Danella
The Center For Advanced Computer Studies University Of Louisiana At Lafayette
-
Hosokawa Toshinori
College Of Industrial Technology Nihon University
-
Iwagaki Tsuyoshi
Graduate School Of Information Science Japan Advanced Institute Of Science And Technology
-
INOUE Tomoo
Hiroshima City University
-
Date Hiroshi
Starc
-
Ooi Chia
Graduate School Of Information Science Nara Institute Of Science And Technology Kansai Science City
-
Inoue Michiko
Nara Institute Of Science And Technology:japan Science And Technology Agency Crest
-
Inoue Michiko
Graduate School Of Information Science Nara Institute Of Science And Technology (naist)
-
Obien Marie
Graduate School Of Information Science Nara Institute Of Science And Technology
-
Inoue T
Hiroshima City Univ. Hiroshima‐shi Jpn
-
INOUE Tomoo
Graduate School of Information Science, Nara Institute of Science and Technology
-
MURAOKA Michiaki
STARC
-
DATE Hiroshi
System JD Co., Ltd.
-
MIYAZAKI Masahide
Design Technology Development Department, Semiconductor Technology Academic Research Center (STARC)
-
MURAOKA Michiaki
Design Technology Development Department, Semiconductor Technology Academic Research Center (STARC)
-
MASUZAWA Toshimitsu
the Graduate School of Information Science and Technology, Osaka University
-
Masuzawa Toshimitsu
Graduate School Of Information Science Nara Institute Of Science And Technology
-
Masuzawa Toshimitsu
Nara Institute Of Sciences And Technology
-
Masuzawa Toshimitsu
Department Of Informatics And Mathematical Science Graduate School Of Engineering Science
-
Inoue Tomoo
Graduate School Of Information Science Nara Institute Of Science And Technology
-
Fujiwara Hideo
Graduate School Of Information Science Nara Institute Of Science And Technology (naist)
-
Hosokawa T
Starc
-
You Zhiqiang
Software School Hunan University
-
Muraoka M
Starc (semiconductor Technol. Academic Res. Center) Yokohama‐shi Jpn
-
Miyazaki Masahide
Design Technology Development Department Semiconductor Technology Academic Research Center (starc)
-
Xiang Dong
School Of Software Tsinghua University
-
GU Shan
School of Software, Tsinghua University
-
Gu Shan
School Of Software Tsinghua University
-
Inoue Tomoo
Graduate School Of Information Science Hiroshima City University
-
藤原 秀雄
Graduate School of Information Science, Nara Institute of Science and Technology Kansai Science City
-
KANEKO Mineo
School of Information Science, Japan Advanced Institute of Science and Technology
-
Fujiwara H
Nara Inst. Sci. And Technol. Ikoma‐shi Jpn
-
OBIEN Marie
Graduate School of Information Science, Nara Institute of Science and Technology (NAIST)
-
Ooi Chia
Universiti Teknologi Malaysia
-
Das D
Jadavpur Univ. Calcutta Ind
-
Kaneko Mineo
Japan Advanced Inst. Of Sci. And Technol. Ishikawa Jpn
-
Kaneko Mineo
School Of Information Science Japan Advanced Institute Of Science And Technology
-
Inoue M
Graduate School Of Information Science Nara Institute Of Science And Technology
-
Ohtake Satoshi
Nara Institute Of Science And Technology:japan Science And Technology Agency Crest
-
Ohtake Satoshi
Nara Institute Of Science And Technology (naist)
-
Ohtake Satoshi
Graduate School Of Information Science Nara Institute Of Science And Technology(naist)
-
Altaf-ui-amin Md.
Graduate School Of Information Science Nara Institute Of Science And Technology
-
Inoue T
Graduate School Of Information Science Nara Institute Of Science And Technology
-
MAEDA Hironori
Graduate School of Information Science, Nara Institute of Science and Technology
-
CLOUQUEUR Thomas
AMD Corporation
-
CLOUQUEUR Thomas
Graduate School of Information Science, Nara Institute of Science and Technology (NAIST)
-
YOSHIKAWA Yuki
Graduate School of Information Science, Nara Institute of Science and Technology
-
Das Debesh
Dept. of Comp. Sc. and Engg. Jadavpur University
-
ORAILOGLU Alex
Computer Science and Engineering Department, University of California San Diego
-
Chakrabarty Krishnendu
Department Of Electrical And Computer Engineering Duke University
-
MASUZAWA Toshimitsu
Graduate School of Information Science and Technology, Osaka University
-
FUJIWARA Akihiro
Graduate School of Information Science, Nara Institute of Science and Technology
-
Katayama Yoshiaki
Information Technology Center Nara Institute Of Science And Technology:(present Address)department O
-
Yamaguchi Ken'ichi
Nara National College Of Technology
-
Masuzawa Toshimitsu
Graduate School Of Engineering Science Osaka University
-
Yoshikawa Yuki
Graduate School Of Information Science Nara Institute Of Science And Technology
-
Fujiwara Hideo
Graduate School Of Information Science Nara Institute Of Science And Technology(naist)
-
Savir Jacob
New Jersey Institute Of Technology (njit)
-
Altaf-ul-amln Md.
Graduate School Of Information Science Nara Institute Of Science And Technology(naist)
-
Wada Hiroki
Central Research Laboratory Hitachi Ltd.
-
Inoue Ryoichi
Graduate School Of Industrial Technology Nihon University
-
Orailoglu Alex
Computer Science And Engineering Department University Of California San Diego
-
Maeda Hironori
Graduate School Of Information Science Nara Institute Of Science And Technology:2nd Ate Division Adv
-
FUJII Takaharu
Graduate School of Information Science, Nara Institute of Science and Technology
-
MIWA Shunjiro
1st Custom LSI Division, NEC Electronics Corp.
-
UKENA Satoshige
Graduate School of Information Science, Nara Institute of Science and Technology
-
Gizdarski E
Univ. Rousse Rousse Bgr
-
Gizdarski Emil
奈良先端科学技術大学院大学情報科学研究科:department Of Computer Systems University Of Rousse Blugaria
-
Gizdarski Emil
Department Of Computer Systems University Of Rousse
-
Fujiwara Hideo
Nara Inst. Sci. And Technol. Nara Jpn
-
Fujii Takaharu
Graduate School Of Information Science Nara Institute Of Science And Technology:lsi Operation Unit N
-
Miwa Shunjiro
1st Custom Lsi Division Nec Electronics Corp.
-
YOU Zhiqiang
Graduate School of Information Science, Nara Institute of Science and Technology (NAIST)
-
Fujiwara A
Ntt Docomo Inc. Yokosuka‐shi Jpn
-
Ukena Satoshige
Graduate School Of Information Science Nara Institute Of Science And Technology:(present Address)col
-
Fujiwara Hideo
Graduate School Of Information Science Nara Institute Of Science And Technology Kansai Science City
-
Obien Marie
Graduate School Of Information Science Nara Institute Of Science And Technology (naist)
-
Iwata Hiroshi
Graduate School Of Information Science Nara Institute Of Science And Technology
-
Tamamoto Hideo
Graduate School Of Engineering And Resource Sci. Akita Univ.
-
Tamamoto Hideo
Graduate School Of Engineering And Resource Science Akita University
-
FUJIWARA Katsuya
Graduate School of Engineering and Resource Science, Akita University
-
Yoshikawa Yuki
Graduate School Of Information Science Hiroshima City University
著作論文
- Classification of Sequential Circuits Based on τ^k Notation and Its Applications(VLSI Systems)
- Analyzing Path Delay Fault Testability of RTL Data Paths:A Non-Scan Approach (デザインガイヤ2000) -- (VLSIの設計/検証/テスト及び一般)
- On the Effect of Scheduling in Test Generation
- Reduction in Over-Testing of Delay Faults through False Paths Identification Using RTL Information
- A Test Plan Grouping Method to Shorten Test Length for RTL Data Paths under a Test Controller Area Constraint(Test)(Dependable Computing)
- A Test Plan Grouping Method to Shorten Test Length for RTL Data Paths under a Test Controller Area Constraint
- Design for Two-Pattern Testability of Controller-Data Path Circuits
- Analyzing Path Delay Fault Testability of RTL Data Paths:A Non-Scan Approach (デザインガイヤ2000) -- (VLSIの設計/検証/テスト及び一般)
- Analyzing Path Delay Fault Testability of RTL Data Paths: A Non-Scan Approach (デザインガイヤ2000) -- (VLSIの設計/検証/テスト及び一般)
- New DFT Techniques of Non-Scan Sequential Circuits with Complete Fault Efficiency
- NoC-Compatible Wrapper Design and Optimization under Channel-Bandwidth and Test-Time Constraints
- On NoC Bandwidth Sharing for the Optimization of Area Cost and Test Application Time
- Scheduling Power-Constrained Tests through the SoC Functional Bus
- NoC Wrapper Optimization under Channel Bandwidth and Test Time Constraints
- A Test Generation Framework using Checker Circuits and its Application to Path Delay Test Generation
- A Broadside Test Generation Method for Transition Faults in Partial Scan Circuits
- A Broadside Test Generation Method for Transition Faults in Partial Scan Circuits
- A Broadside Test Generation Method for Transition Faults in Partial Scan Circuits
- A Broadside Test Generation Method for Transition Faults in Partial Scan Circuits
- Equivalence of Sequential Transition Test Generation and Constrained Combinational Stuck-at Test Generation
- A Design Scheme for Delay Testing of Controllers Using State Transition Information
- A Simple Parallel Algorithm for the Medial Axis Transform (Special Issue on Architectures Algorithms and Networks for Massively parallel Computing)
- Thermal-Aware Test Access Mechanism and Wrapper Design Optimization for System-on-Chips
- Thermal-aware test scheduling with cycle-accurate power profiles and test partitioning (システムLSI設計技術・デザインガイア2007--VLSI設計の新しい大地を考える研究会)
- Thermal-aware test scheduling with cycle-accurate power profiles and test partitioning (ディペンダブルコンピューティング)
- Thermal-aware test scheduling with cycle-accurate power profiles and test partitioning (VLSI設計技術)
- Power constrained IP core wrapper design with partitioned clock domains (回路とシステム)
- Power constrained IP core wrapper design with partitioned clock domains (VLSI設計技術)
- Power constrained IP core wrapper design with partitioned clock domains (信号処理)
- Performance Analysis of Parallel Test Generation for Combinational Circuits
- A New Class of Sequential Circuits with Combinational Test Generation Complexity for Path Delay Faults
- Design for Hierarchical Two-Pattern Testability of Data Paths
- A Self-Stabilizing Spanning Tree Protocol that Tolerates Non-quiescent Permanent Faults
- A DFT Method for Core-Based Systems-on-a-Chip Based on Consecutive Testability
- A Fault Dependent Test Generation Method for State-Observable FSMs to Increase Defect Coverage under the Test Length Constraint
- Classification of Sequential Circuits Based on Combinational Test Generation Complexity
- A Non-scan DFT Method at Register-Transfer Level to Achieve 100% Fault Efficiency (特集:システムLSIの設計技術と設計自動化)
- Power-Constrained Test Synthesis and Scheduling Algorithms for Non-Scan BIST-able RTL Data Paths(Dependable Computing)
- F-Scan : A DFT Method for Functional Scan at RTL
- A Low Power Deterministic Test Using Scan Chain Disable Technique
- A secure scan design approach using extended de Bruijn graph (ディペンダブルコンピューティング)
- A New Data Structure for SAT-Based Static Learning With Impact on Test Generation (特集 新アーキテクチャLSI技術および一般)
- Non-scan Design for Testability for Synchronous Sequential Circuits Based on Fault-Oriented Conflict Analysis(Fault Tolerance)
- Non-scan Design for Testability for Synchronous Sequential Circuits Based on Fault-Oriented Conflict Analysis
- A Method of Path Mapping from RTL to Gate Level and Its Application to False Path Identification
- Differential Behavior Equivalent Classes of Shift Register Equivalents for Secure and Testable Scan Design