Hosokawa T | Starc

スポンサーリンク

概要

• HOSOKAWA Toshinoriの詳細を見る
• 同名の論文著者
• Starcの論文著者

関連著者

• Date Hiroshi

  Starc

• MURAOKA Michiaki

  STARC

• Hosokawa T

  Starc

• Muraoka M

  Starc (semiconductor Technol. Academic Res. Center) Yokohama‐shi Jpn

• MURAOKA Michiaki

  Design Technology Development Department, Semiconductor Technology Academic Research Center (STARC)

• Fujiwara Hideo

  The Authors Are With The Graduate School Of Information Science Nara Institute Of Science And Techno

• Fujiwara Hideo

  Naist

• Fujiwara Hideo

  Graduate School Of Infromation Science Nara Institute Of Science And Technology (naist)

• Fujiwara Hideo

  Nara Institute Of Science And Technology

• Fujiwara H

  Nara Inst. Sci. And Technol. Kansai Science City Jpn

• Fujiwara Hideo

  Graduate School Of Information Science Nara Institute Of Science And Technology

• HOSOKAWA Toshinori

  College of Industrial Technology, Nihon University

• DATE Hiroshi

  System JD Co., Ltd.

• MIYAZAKI Masahide

  Design Technology Development Department, Semiconductor Technology Academic Research Center (STARC)

• HOSOKAWA TOSHINORI

  Design Technology Development Department, Semiconductor Technology Academic Research Center(STARC)

• DATE HIROSHI

  Design Technology Development Department, Semiconductor Technology Academic Research Center(STARC)

• Fujiwara Hideo

  Graduate School Of Information Of Science Nara Institute Of Science And Technology

• Hosokawa Toshinori

  College Of Industrial Technology Nihon University

• Miyazaki Masahide

  Design Technology Development Department Semiconductor Technology Academic Research Center (starc)

• MIYAZAKI Masahide

  STARC

• HOSOKAWA Toshinori

  STARC

もっと見る 閉じる

著作論文

• A DFT Selection Method for Reducing Test Application Time of System-on-Chips(SoC Testing)(Test and Verification of VLSI)
• A Test Plan Grouping Method to Shorten Test Length for RTL Data Paths under a Test Controller Area Constraint(Test)(Dependable Computing)
• A Test Plan Grouping Method to Shorten Test Length for RTL Data Paths under a Test Controller Area Constraint
• A Test State Reduction Method for FSMs with Non-Scan DFT Using Don't Care Inputs Identification Technique (特集:システムLSIの設計技術と設計自動化)
• Two Test Generation Methods Using a Compacted Test Table and a Compacted Test Plan Table for RTL Data Path Circuits(Special Issue on Test and Verification of VLSI)

スポンサーリンク