On-Chip Resonant Supply Noise Canceller Utilizing Parasitic Capacitance of Sleep Blocks for Power Mode Switch

スポンサーリンク

概要

• 論文の詳細を見る

• This paper presents an on-chip resonant supply noise canceller utilizing parasitic capacitance of sleep blocks. The test chip was fabricated in a 0.18µm CMOS process and measurement results show 43.3% and 12.5% supply noise reduction on the abrupt supply voltage switching and the abrupt wake-up of a sleep block, respectively. The proposed method requires 1.5% area overhead for four 100k-gate blocks, which is 7.1X noise reduction efficient comparing with the conventional decap for the same power supply noise, while achieves 47% improvement of settling time. These results make fast switching of power mode possible for dynamic voltage scaling and power gating.

• 2011-04-01

著者

• Nakura Toru

  Univ. Tokyo Tokyo Jpn

• Ikeda Makoto

  The Vlsi Design And Education Center The University Of Tokyo

• Ikeda Makoto

  Dept. Of Engineering University Of Tokyo:vlsi Design And Education Center University Of Tokyo

• Asada K

  Dept. Of Engineering University Of Tokyo:vlsi Design And Education Center University Of Tokyo

• Asada K

  Department Of Electronic Engineering And Vlsi Design And Education Center (vdec) The University Of T

• Asada K

  Department Of Electonics Engineering Graduate School Of Engineering The University Of Tokyo

• Asada Kunihiro

  Vlsi Design And Education Center (vdec) The University Of Tokyo

• Ikeda Makoto

  Vlsi Design And Education Center (vdec) The University Of Tokyo

• Nakura Toru

  Vlsi Design And Education Center (vdec) The University Of Tokyo

• Ishibashi Koichiro

  Design Platform Development Division Renesas Electronics Corporation

• KIM Jinmyoung

  Dept. of Electrical Engineering and Information Systems, The University of Tokyo

• TAKATA Hidehiro

  Design Platform Development Division, Renesas Electronics Corporation

• Kim Jinmyoung

  Dept. Of Electrical Engineering And Information Systems The University Of Tokyo

• Takata Hidehiro

  Design Platform Development Division Renesas Electronics Corporation

• Takata Hidehiro

  Design Platform Dev. Div. Renesas Electronics Corp.

• Ishibashi Koichiro

  Design Platform Dev. Div. Renesas Electronics Corp.

関連論文

• A 8bit two stage time-to-digital converter using time difference amplifier
• All-digital ramp waveform generator for two-step single-slope ADC
• Time Difference Amplifier with Robust Gain Using Closed-Loop Control
• Footless Dual-Rail Domino Circuit with Self-Timed Precharge Scheme in SOI Technology
• Approaches for Reducing Power Consumption in VLSI Bus Circuits (Special Issue on Low-Power High-Speed CMOS LSI Technologies)
• C-12-67 Digital Substrate Noise Canceling Method using Active Guard Ring
• Dual Imager Core Chip with 24.8 Rangemaps/s 3-D and 58 fps 2-D Simultaneous Capture Capability
• Autonomous di/dt Control of Power Supply for Margin Aware Operation(Electronic Circuits)
• Feedforward Active Substrate Noise Cancelling Based on di/dt of Power Supply (Signal Integrity and Variability, VLSI Design Technology in the Sub-100nm Era)
• Preliminary Experiments for Power Supply Noise Reduction Using On-Board Stubs(Papers Selected from AP-ASIC 2004)
• On-Chip di/dt Detector Circuit(Microelectronic Test Structures)
• Stub vs. Capacitor for Power Supply Noise Reduction(Electronic Circuits)
• Initial Stage of Stress-Induced Migration Phenomenon in Aluminum Interconnection on Semiconductor Device
• Noise Immunity Investigation of Low Power Design Schemes(Electronic Circuits)
• On-Chip Detector for Single-Event Noise Sensing with Voltage Scaling Function (Signal Integrity and Variability, VLSI Design Technology in the Sub-100nm Era)
• C-12-18 On-chip Detector for Non-Periodic High-Swing Noise Sensing
• A Performance Driven Module Generator for a Dual-Rail PLA with Embedded 2-Input Logic Cells(Computer Components)
• A High-Speed and Area-Efficient Dual-Rail PLA Using Divided and Interdigitated Column Circuits(Integrated Electronics)
• A Logic-Cell-Embedded PLA (LCPLA) : An Area-Efficient Dual-Rail Array Logic Architecture(Integrated Electronics)
• Performance Driven Design Methodology for a Dual-Rail PLA with 2-Input Logic Cells
• Performance Driven Design Methodology for a Dual-Rail PLA with 2-Input Logic Cells
• A-3-7 A Module Generator for a Dual-Rail PLA with 2-Input Logic Cells
• A High-Speed PLA Using Dynamic Array Logic Circuits with Latch Sense Amplifiers
• Device Parameter Estimation of SOI MOSFET Using One-Dimensional Numerical Simulation Considering Quantum Mechanical Effects
• A Structural Approach for Transistor Circuit Synthesis(Circuit Synthesis,VLSI Design and CAD Algorithms)
• Pixel-Level Color Demodulation Image Sensor for Support of Image Recognition(Electronic Circuits)
• Hierarchical Multi-Chip Architecture for High Capacity Scalability of Fully Parallel Hamming-Distance Associative Memories(New System Paradigms for Integrated Electronics)
• A Row-Parallel Position Detector for High-Speed 3-D Camera Based on Light-Section Method(Electronic Circuits)
• High-Sensitivity and Wide-Dynamic-Range Position Sensor Using Logarithmic-Response and Correlation Circuit
• Wide Dynamic Range Photo Detector for Smart Position Sensor Using Log-Response and Correlation Circuit
• A Synchronous Completion Prediction Adder (SCPA)
• Exact Minimum-Width Transistor Placement for Dual and Non-dual CMOS Cells(Circuit Synthesis, VLSI Design and CAD Algorithms)
• Yield-Optimal Layout Synthesis of CMOS Logic Cells by Wiring Fault Minimization(VLSI Design Technology and CAD)
• High Speed Layout Synthesis for Minimum-Width CMOS Logic Cells via Boolean Satisfiability(Physical Design)(VLSI Design and CAD Algorithms)
• LSI Design Flow for Shot Reduction of Character Projection Electron Beam Direct Writing Using Combined Cell Stencil(Physical Design,VLSI Design and CAD Algorithms)
• A Low Power and High Throughput Self Synchronous FPGA Using 65nm CMOS with Throughput Optimization by Pipeline Alignment
• Variable Length Coded Address Compression for High-Speed 3-D Range-Finder Using Light-Section Method
• A System Level Optimization Techinique for Application Specific Low Power Memories(Special Section on VLSI Design and CAD Algorithms)
• Design of a Conditional Sign Decision Booth Encoder for a High Performance 32 ★ 32-Bit Digital Multiplier
• On-Chip Resonant Supply Noise Canceller Utilizing Parasitic Capacitance of Sleep Blocks for Power Mode Switch
• Cascaded Time Difference Amplifier with Differential Logic Delay Cell
• All-Digital On-Chip Monitor for PMOS and NMOS Process Variability Utilizing Buffer Ring with Pulse Counter
• 1.0ps Resolution Time-to-Digital Converter Based-On Cascaded Time-Difference-Amplifier Utilizing Differential Logic Delay Cells
• A 0.25-μm Si-Ge Fully Integrated Pulse Transmitter with On-Chip Loop Antenna Array towards Beam-Formability for Millimeter-Wave Active Imaging
• D-6-4 Analysis of On-Line Clustering Algorithm for Low-Power Hardware Implementation
• A 65-nm CMOS Fully Integrated Shock-Wave Antenna Array with On-Chip Jitter and Pulse-Delay Adjustment for Millimeter-Wave Active Imaging Application
• Low Pass Filter-Less Pulse Width Controlled PLL Using Time to Soft Thermometer Code Converter
• On-Chip Switched Parasitic Capacitors of Sleep Blocks for Resonant Supply Noise Reduction
• On-Chip Switched Parasitic Capacitors of Sleep Blocks for Resonant Supply Noise Reduction
• On-Chip Switched Decoupling Capacitor for Fast Voltage Hopping of DVS Systems
• High-Throughput Electron Beam Direct Writing of VIA Layers by Character Projection with One-Dimensional VIA Characters
• Initial Stage of Stress-Induced Migration Phenomenon in Aluminum Interconnection on Semiconductor Device
• A Structured Routing Architecture for Practical Application of Character Projection Method in Electron-Beam Direct Writing

もっと見る 閉じる

スポンサーリンク