Nakura Toru | Vlsi Design And Education Center (vdec) The University Of Tokyo
スポンサーリンク
概要
関連著者
-
Nakura Toru
Vlsi Design And Education Center (vdec) The University Of Tokyo
-
Nakura Toru
Univ. Tokyo Tokyo Jpn
-
Ikeda Makoto
The Vlsi Design And Education Center The University Of Tokyo
-
Ikeda Makoto
Dept. Of Engineering University Of Tokyo:vlsi Design And Education Center University Of Tokyo
-
Asada K
Dept. Of Engineering University Of Tokyo:vlsi Design And Education Center University Of Tokyo
-
Asada K
Department Of Electronic Engineering And Vlsi Design And Education Center (vdec) The University Of T
-
Asada K
Department Of Electonics Engineering Graduate School Of Engineering The University Of Tokyo
-
NAKURA Toru
VLSI Design and Education Center (VDEC), The University of Tokyo
-
Asada Kunihiro
Vlsi Design And Education Center (vdec) The University Of Tokyo
-
Ikeda Makoto
Dept. of Electrical Engineering and Information Systems
-
Asada Kunihiro
Dept. of Electrical Engineering and Information Systems
-
Ikeda Makoto
Vlsi Design And Education Center (vdec) The University Of Tokyo
-
Ikeda M
Department Of Electonics Engineering Graduate School Of Engineering The University Of Tokyo
-
Mandai Shingo
Dept. Of Electronic Engineering The University Of Tokyo
-
Iizuka Tetsuya
Department Of Electronic Engineering And Vlsi Design And Education Center (vdec) The University Of T
-
Kim Jinmyoung
Dept. Of Electrical Engineering And Information Systems The University Of Tokyo
-
Iizuka Tetsuya
Vlsi Design And Education Center (vdec) The University Of Tokyo
-
MANDAI Shingo
Dept. of Electronic Engineering, The University of Tokyo
-
Ikeda Makoto
Faculty Of Engineering And Vlsi Design And Education Center (vdec) The University Of Tokyo
-
Asada Kunihiro
Faculty Of Engineering And Vlsi Design And Education Center (vdec) The University Of Tokyo
-
MANDAI Shingo
Faculty of Engineering, and VLSI Design and Education Center (VDEC), The University of Tokyo
-
IIZUKA Tetsuya
VLSI Design and Education Center (VDEC), The University of Tokyo
-
Takata Hidehiro
Design Platform Dev. Div. Renesas Electronics Corp.
-
Ishibashi Koichiro
Design Platform Dev. Div. Renesas Electronics Corp.
-
Mandai Shingo
Dept. of Electrical Engineering and Information Systems
-
IKEDA Makoto
VLSI Design and Education Center (VDEC), The University of Tokyo
-
ASADA Kunihiro
VLSI Design and Education Center (VDEC), The University of Tokyo
-
Lan Dang
Dept. Of Engineering University Of Tokyo
-
STEFAN DEVLIN
Dept. of Electrical Engineering and Information Systems, The University of Tokyo
-
Stefan Devlin
Dept. Of Electrical Engineering And Information Systems The University Of Tokyo
-
Ishibashi Koichiro
Design Platform Development Division Renesas Electronics Corporation
-
KIM Jinmyoung
Dept. of Electrical Engineering and Information Systems, The University of Tokyo
-
TAKATA Hidehiro
Design Platform Development Division, Renesas Electronics Corporation
-
JEONG Jaehyun
Department of Electrical Engineering and Information Systems, The University of Tokyo
-
Jeong Jaehyun
Department Of Electrical Engineering And Information Systems The University Of Tokyo
-
Takata Hidehiro
Design Platform Development Division Renesas Electronics Corporation
-
ISHIBASHI Koichiro
Design Platform Development Division, Renesas Electronics Corporation
-
ASADA Kunihiro
Dept. of Electrical Engineering and information Systems, The University of Tokyo
-
ISHIBASHI Koichiro
Dept. of Engineering Science Graduate School of Informatics and Engineering, The University of Electro-Communication
著作論文
- A 8bit two stage time-to-digital converter using time difference amplifier
- Time Difference Amplifier with Robust Gain Using Closed-Loop Control
- C-12-67 Digital Substrate Noise Canceling Method using Active Guard Ring
- A Low Power and High Throughput Self Synchronous FPGA Using 65nm CMOS with Throughput Optimization by Pipeline Alignment
- On-Chip Resonant Supply Noise Canceller Utilizing Parasitic Capacitance of Sleep Blocks for Power Mode Switch
- Cascaded Time Difference Amplifier with Differential Logic Delay Cell
- All-Digital On-Chip Monitor for PMOS and NMOS Process Variability Utilizing Buffer Ring with Pulse Counter
- 1.0ps Resolution Time-to-Digital Converter Based-On Cascaded Time-Difference-Amplifier Utilizing Differential Logic Delay Cells
- Low Pass Filter-Less Pulse Width Controlled PLL Using Time to Soft Thermometer Code Converter
- On-Chip Switched Parasitic Capacitors of Sleep Blocks for Resonant Supply Noise Reduction
- On-Chip Switched Decoupling Capacitor for Fast Voltage Hopping of DVS Systems