On-Chip Switched Decoupling Capacitor for Fast Voltage Hopping of DVS Systems
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents a decoupling capacitance boosting method for the resonant supply noise reduction by fast voltage hopping of DVS systems. The proposed method utilizes a foot transistor as a switch between a conventional decoupling capacitor (decap) and GND. The switching controls of the foot transistor depending on the supply noise states achieve an effective noise reduction as well as fast settling time compared with the conventional passive decaps. The measurement results of a test chip fabricated in a 0.18µm CMOS technology show 12X boost of effective decap value, and 65.8% supply noise reduction with 96% settling time improvement.
著者
-
NAKURA Toru
VLSI Design and Education Center (VDEC), The University of Tokyo
-
Ikeda Makoto
Dept. of Electrical Engineering and Information Systems
-
Asada Kunihiro
Dept. of Electrical Engineering and Information Systems
-
Nakura Toru
Vlsi Design And Education Center (vdec) The University Of Tokyo
-
Kim Jinmyoung
Dept. Of Electrical Engineering And Information Systems The University Of Tokyo
-
ASADA Kunihiro
Dept. of Electrical Engineering and information Systems, The University of Tokyo
-
ISHIBASHI Koichiro
Dept. of Engineering Science Graduate School of Informatics and Engineering, The University of Electro-Communication
関連論文
- A 8bit two stage time-to-digital converter using time difference amplifier
- Time Difference Amplifier with Robust Gain Using Closed-Loop Control
- Time Difference Amplifier with Robust Gain Using Closed-Loop Control
- C-12-67 Digital Substrate Noise Canceling Method using Active Guard Ring
- C-12-18 On-chip Detector for Non-Periodic High-Swing Noise Sensing
- C-12-7 A Current-Mode Pixel-level Ambient Light Suppression Scheme for CMOS Smart Image Sensors
- A Low Power and High Throughput Self Synchronous FPGA Using 65nm CMOS with Throughput Optimization by Pipeline Alignment
- On-Chip Resonant Supply Noise Canceller Utilizing Parasitic Capacitance of Sleep Blocks for Power Mode Switch
- Cascaded Time Difference Amplifier with Differential Logic Delay Cell
- All-Digital On-Chip Monitor for PMOS and NMOS Process Variability Utilizing Buffer Ring with Pulse Counter
- 1.0ps Resolution Time-to-Digital Converter Based-On Cascaded Time-Difference-Amplifier Utilizing Differential Logic Delay Cells
- Low Pass Filter-Less Pulse Width Controlled PLL Using Time to Soft Thermometer Code Converter
- On-Chip Switched Parasitic Capacitors of Sleep Blocks for Resonant Supply Noise Reduction
- C-12-33 40nm Self Synchronous Pipeline Stages with Autonomous Error Detection and Faulty Circuit Disabling for Robust Operation
- Energy Minimum Operation with Self Synchronous Gate-Level Autonomous Power Gating and Voltage Scaling
- On-Chip Switched Parasitic Capacitors of Sleep Blocks for Resonant Supply Noise Reduction
- On-Chip Switched Decoupling Capacitor for Fast Voltage Hopping of DVS Systems