C-12-18 On-chip Detector for Non-Periodic High-Swing Noise Sensing
スポンサーリンク
概要
- 論文の詳細を見る
In this paper we present an on-chip noise detection circuit. Mainly, this work is different form the previous works concerning on-chip noise measurement in one or more of the following: First: it does not assume specific noise properties such as periodicity. Second: the requested bandwidth of the output channel can be adjusted freely, therefore, the user can avoid the effect of on-chip parasites and the need to off-chip sophisticated monitoring tools. Third: the detector is equipped with an on-chip voltage divider, which enables measuring the high and low swing fluctuations accurately. Therefore, the detector is suitable to measure the nonperiodic /single event noise for the purpose of reliability evaluation and performance modeling. The detector is implemented in a test chip using Hitachi1 0.18μm
- 社団法人電子情報通信学会の論文
- 2005-09-07
著者
-
Ikeda Makoto
Dept. of Electrical Engineering and Information Systems
-
Asada Kunihiro
Dept. of Electrical Engineering and Information Systems
-
Ikeda Makoto
The Vlsi Design And Education Center The University Of Tokyo
-
Abbas Mohamed
The Dept. Of Electronic Engineering The University Of Tokyo
-
Ikeda Makoto
Dept. Of Engineering University Of Tokyo:vlsi Design And Education Center University Of Tokyo
-
Asada K
Dept. Of Engineering University Of Tokyo:vlsi Design And Education Center University Of Tokyo
-
Asada K
Department Of Electronic Engineering And Vlsi Design And Education Center (vdec) The University Of T
-
Asada Kunihiro
The Vlsi Design And Education Center The University Of Tokyo
-
Ikeda M
Department Of Electonics Engineering Graduate School Of Engineering The University Of Tokyo
-
Asada K
Department Of Electonics Engineering Graduate School Of Engineering The University Of Tokyo
-
ABBAS Mohamed
Dept. of Electronic Engineering, The University of Tokyo
関連論文
- A 8bit two stage time-to-digital converter using time difference amplifier
- Time Difference Amplifier with Robust Gain Using Closed-Loop Control
- Footless Dual-Rail Domino Circuit with Self-Timed Precharge Scheme in SOI Technology
- C-12-67 Digital Substrate Noise Canceling Method using Active Guard Ring
- Dual Imager Core Chip with 24.8 Rangemaps/s 3-D and 58 fps 2-D Simultaneous Capture Capability
- Autonomous di/dt Control of Power Supply for Margin Aware Operation(Electronic Circuits)
- Feedforward Active Substrate Noise Cancelling Based on di/dt of Power Supply (Signal Integrity and Variability, VLSI Design Technology in the Sub-100nm Era)
- Preliminary Experiments for Power Supply Noise Reduction Using On-Board Stubs(Papers Selected from AP-ASIC 2004)
- On-Chip di/dt Detector Circuit(Microelectronic Test Structures)
- Stub vs. Capacitor for Power Supply Noise Reduction(Electronic Circuits)
- Noise Immunity Investigation of Low Power Design Schemes(Electronic Circuits)
- On-Chip Detector for Single-Event Noise Sensing with Voltage Scaling Function (Signal Integrity and Variability, VLSI Design Technology in the Sub-100nm Era)
- C-12-18 On-chip Detector for Non-Periodic High-Swing Noise Sensing
- A Performance Driven Module Generator for a Dual-Rail PLA with Embedded 2-Input Logic Cells(Computer Components)
- A High-Speed and Area-Efficient Dual-Rail PLA Using Divided and Interdigitated Column Circuits(Integrated Electronics)
- A Logic-Cell-Embedded PLA (LCPLA) : An Area-Efficient Dual-Rail Array Logic Architecture(Integrated Electronics)
- Performance Driven Design Methodology for a Dual-Rail PLA with 2-Input Logic Cells
- Performance Driven Design Methodology for a Dual-Rail PLA with 2-Input Logic Cells
- A-3-7 A Module Generator for a Dual-Rail PLA with 2-Input Logic Cells
- A High-Speed PLA Using Dynamic Array Logic Circuits with Latch Sense Amplifiers
- C-12-7 A Current-Mode Pixel-level Ambient Light Suppression Scheme for CMOS Smart Image Sensors
- A Structural Approach for Transistor Circuit Synthesis(Circuit Synthesis,VLSI Design and CAD Algorithms)
- Pixel-Level Color Demodulation Image Sensor for Support of Image Recognition(Electronic Circuits)
- Hierarchical Multi-Chip Architecture for High Capacity Scalability of Fully Parallel Hamming-Distance Associative Memories(New System Paradigms for Integrated Electronics)
- A Row-Parallel Position Detector for High-Speed 3-D Camera Based on Light-Section Method(Electronic Circuits)
- High-Sensitivity and Wide-Dynamic-Range Position Sensor Using Logarithmic-Response and Correlation Circuit
- Wide Dynamic Range Photo Detector for Smart Position Sensor Using Log-Response and Correlation Circuit
- A Synchronous Completion Prediction Adder (SCPA)
- Exact Minimum-Width Transistor Placement for Dual and Non-dual CMOS Cells(Circuit Synthesis, VLSI Design and CAD Algorithms)
- Yield-Optimal Layout Synthesis of CMOS Logic Cells by Wiring Fault Minimization(VLSI Design Technology and CAD)
- High Speed Layout Synthesis for Minimum-Width CMOS Logic Cells via Boolean Satisfiability(Physical Design)(VLSI Design and CAD Algorithms)
- A Low Power and High Throughput Self Synchronous FPGA Using 65nm CMOS with Throughput Optimization by Pipeline Alignment
- Variable Length Coded Address Compression for High-Speed 3-D Range-Finder Using Light-Section Method
- On-Chip Resonant Supply Noise Canceller Utilizing Parasitic Capacitance of Sleep Blocks for Power Mode Switch
- Cascaded Time Difference Amplifier with Differential Logic Delay Cell
- All-Digital On-Chip Monitor for PMOS and NMOS Process Variability Utilizing Buffer Ring with Pulse Counter
- 1.0ps Resolution Time-to-Digital Converter Based-On Cascaded Time-Difference-Amplifier Utilizing Differential Logic Delay Cells
- C-12-33 40nm Self Synchronous Pipeline Stages with Autonomous Error Detection and Faulty Circuit Disabling for Robust Operation
- Energy Minimum Operation with Self Synchronous Gate-Level Autonomous Power Gating and Voltage Scaling
- On-Chip Switched Parasitic Capacitors of Sleep Blocks for Resonant Supply Noise Reduction
- On-Chip Switched Decoupling Capacitor for Fast Voltage Hopping of DVS Systems