RF Linearity Analysis of FinFETs using 3-D Device Simulation (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
スポンサーリンク
概要
- 論文の詳細を見る
For the first time, three-dimensional device simulation of FinFETs to analyze RF linearity is reported. Device optimization was performed in order to suppress the short-channel effect (SCE) by reducing the sub-threshold swing and drain induced barrier lowering (DIBL). The RF linearity characteristics of FinFETs including triple gate and double gate (DG) structures were investigated. Linearity performance as a function of body thickness, drain bias, gate length was investigated in optimizing the device. We observed that the linearity increases gradually as the gate length is scaled down. The down scaling of body thickness has a negative impact on linearity for FinFETs.
- 2005-06-21
著者
-
Song Jae
Inter-university Semiconductor Research Center (isrc) And School Of Electrical Engineering Seoul Nat
-
Shin Hyungcheol
Inter-university Semiconductor Research Center (isrc) And School Of Electrical Engineering And Compu
-
Kang Myounggon
Inter-university Semiconductor Research Center (isrc) And School Of Electrical Engineering Seoul Nat
-
Kim Dong
Inter-University Semiconductor Research Center (ISRC), and School of Electrical Engineering, Seoul N
-
Shin Hyungcheol
Inter-university Semiconductor Research Center (isrc) And School Of Electrical Engineering Seoul Nat
-
Shin Hyungcheol
Inter-university Semiconductor Research Center (isrc)
-
Shin Hyungcheol
Inter-university Semiconductor Research Center And School Of Electrical Engineering And Computer Sci
-
Song Jae
Inter-University Semiconductor Research Center (ISRC)
-
Kang Myounggon
Inter-University Semiconductor Research Center (ISRC)
関連論文
- A New Cone-Type 1T DRAM Cell(Session 2A : Memory 1)
- A New Cone-Type 1T DRAM Cell(Session 2A : Memory 1)
- Independent Gate Twin-bit SONOS Flash Memory with Split-gate Effect(Session 8A : Memory 2)
- Extraction of Trap Depth in Flash Cell Having Arch-Active Structure
- Study on Dependence of Self-Boosting Channel Potential on Device Scale and Doping Concentration in 2-D and 3-D NAND-Type Flash Memory Devices
- Study on Dependence of Self-Boosting Channel Potential on Device Scale and Doping Concentration in 2-D and 3-D NAND-Type Flash Memory Devices
- Design of Vertical Nonvolatile Memory Device Considering Gate-Induced Barrier Lowering (GIBL)(Session4A: Nonvolatile Memory)
- 3-dimensional Terraced NAND (3D TNAND) Flash Memory(Session4A: Nonvolatile Memory)
- Design of Vertical Nonvolatile Memory Device Considering Gate-Induced Barrier Lowering (GIBL)(Session4A: Nonvolatile Memory)
- 3-dimensional Terraced NAND (3D TNAND) Flash Memory(Session4A: Nonvolatile Memory)