16GHz CMOS LNA design without Source degeneration inductor (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
スポンサーリンク
概要
- 論文の詳細を見る
A Ku-band CMOS low noise amplifier (LNA) without source degeneration inductor have been designed in a 0.18μm CMOS process. Design procedure and simulation results are presented in this paper. This makes the design easy and straightforward. Without source degeneration inductor technique is used as the input and proper noise matching, which increases the overall gain and decrease noise figure in Ku-band. With a 1.4V supply, the LNA achieve gain of 9.47dB, noise figure of 4.08 dB and input third-order intercept points (IIP3) of +7.54dBm respectively. The LNA exhibits 8.96 mA of current and achieves 12.54mW of power dissipation.
- 一般社団法人電子情報通信学会の論文
- 2005-06-21
著者
-
Oh Tae
Inter-university Semiconductor Research Center (isrc)
-
Choi Seung
Inter-university Semiconductor Research Center (isrc)
-
Jhon Hee
Inter-university Semiconductor Research Center (isrc)
-
Shin Hyungcheol
Inter-university Semiconductor Research Center (isrc)
-
Jhon Hee
Inter-University Semiconductor Research Center (ISRC), and School of Electrical Engineering, Seoul National University
関連論文
- A New Cone-Type 1T DRAM Cell(Session 2A : Memory 1)
- A New Cone-Type 1T DRAM Cell(Session 2A : Memory 1)
- Independent Gate Twin-bit SONOS Flash Memory with Split-gate Effect(Session 8A : Memory 2)
- Study on Dependence of Self-Boosting Channel Potential on Device Scale and Doping Concentration in 2-D and 3-D NAND-Type Flash Memory Devices
- Study on Dependence of Self-Boosting Channel Potential on Device Scale and Doping Concentration in 2-D and 3-D NAND-Type Flash Memory Devices
- Design of Vertical Nonvolatile Memory Device Considering Gate-Induced Barrier Lowering (GIBL)(Session4A: Nonvolatile Memory)
- 3-dimensional Terraced NAND (3D TNAND) Flash Memory(Session4A: Nonvolatile Memory)
- Design of Vertical Nonvolatile Memory Device Considering Gate-Induced Barrier Lowering (GIBL)(Session4A: Nonvolatile Memory)
- 3-dimensional Terraced NAND (3D TNAND) Flash Memory(Session4A: Nonvolatile Memory)
- An Analytic Current-Voltage Equation for Top-contact OTFTs Including the Effects of Variable Series Resistance