The optimum physical targets of the 3-dimensional vertical FG NAND flash memory cell arrays with the extended sidewall control gate (ESCG) structure.(Session 8A : Memory 2)
スポンサーリンク
概要
- 論文の詳細を見る
Recently, the 3-dimensional vertical Floating Gate (FG) NAND flash memory cell arrays with the extended sidewall control gate (ESCG) was proposed. Using this novel structure, we successfully implemented superior program speed, read current, and less interference characteristics, by the high coupling ratio and highly electrical inverted S/D region. However, the process stability of the ESCG structure has not been sufficiently confirmed such as the variations of the physical dimensions. In this paper, we intensively investigated the electrical dependency according to the physical dimensions of ESCG, such as the line and spacing of ESCG, the thickness of bottom oxide and so on. Using the 2-dimentional TCAD simulations, we compared the basic characteristics of the FG type flash cell operation, in the aspect of program speed, read current, and interference effect. Finally, we check the process window and suggest the optimum target of the ESCG structure for reliable flash cell operation. From above all, we confirmed that this 3-dimensional vertical FG NAND flash memory cell arrays using the ESCG structure is the most attractive candidate for terabit 3-D vertical NAND flash cell array.
- 2010-06-23
著者
-
ENDOH Tetsuo
Center for Interdisciplinary Research, Tohoku University
-
Seo Moon-Sik
Center for Interdisciplinary Research, Tohoku University
-
Endoh Tetsuo
Center For Interdisciplinary Research Tohoku University
-
Seo Moon-sik
Center For Interdisciplinary Research Tohoku University
-
Endoh Tetsuo
Center for Interdisciplinary Research, Tohoku University:JST-CREST
関連論文
- Impact of floating body type DRAM with the vertical MOSFET (Silicon devices and materials)
- Impact of floating body type DRAM with the vertical MOSFET (Electron devices)
- Study on impurity distribution dependence of electron-dynamics in vertical MOSFET (Silicon devices and materials)
- Evaluation of 1/f noise characteristics in High-k/Metal Gate and SiON/Poly-Si Gate MOSFET (Electron devices)
- Study on impurity distribution dependence of electron-dynamics in vertical MOSFET (Electron devices)
- Sub-10nm Multi-Nano-Pillar Type Vertical MOSFET
- Study on Quantum Electro-Dynamics in Vertical MOSFET
- Evaluation of 1/f Noise Characteristics in High-k/Metal Gate and SiON/Poly-Si Gate MOSFET(Session 7A : Gate Oxides)
- The Analysis of Temperature Dependency of the Mobility In High-k/Metal Gate MOSFET and the Performance on its CMOS Inverter(Session 7A : Gate Oxides)
- The optimum physical targets of the 3-dimensional vertical FG NAND flash memory cell arrays with the extended sidewall control gate (ESCG) structure.(Session 8A : Memory 2)