Invited Asynchronous Architecture and Its Impact on Low-Power TFT CPUs (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
スポンサーリンク
概要
- 論文の詳細を見る
An asynchronous architecture and its impact on TFT CPUs are discussed in terms of designability, tradeoff between area, power and speed, and robustness, comparing with the synchronous counterpart. The instance, a flexible 8-bit asynchronous microprocessor that demonstrates the capability of asynchronous design is fabricated by using low-temperature poly-silicon (LTPS) TFT technology and surface-free technology by laser annealing/ablation (SUFTLA). The 32k-transistor chip draws 180μA from 5V power supply running stably at 500KHz. The power level is 30% of the synchronous counterpart.
- 社団法人電子情報通信学会の論文
- 2005-06-23
著者
-
SHIMODA Tatsuya
Seiko Epson Corporation
-
INOUE Satoshi
Technology Platform Research Center, Seiko Epson Cooperation
-
SHIMODA Tatsuya
Technology Platform Research Center, Seiko Epson Cooperation
-
Shimoda T
Center For Nano Materials And Technology Japan Advanced Institute Of Science And Technology
-
Shimoda Tatsuya
Technology Platform Research Center Seiko Epson Corp.
-
Karaki Nobuo
Technology Platform Research Center, Seiko Epson Corp.
-
Karaki Nobuo
Technology Platform Research Center Seiko Epson Corp.
-
Karaki Nobuo
Frontier Device Research Center Seiko Epson Corporation
関連論文
- Classification of Driving Methods for TFT-OLEDs and Novel Proposal Using Time Ratio Grayscale and Current Uniformization(Electronic Displays)
- High Performance P-Channel Single-Crystalline Si TFTs Fabricated Inside a Location-Controlled Grain by μ-Czochralski Process(Electronic Displays)
- 表側と裏側の絶縁膜界面にトラップ準位をもつポリシリコン薄膜トランジスタのデバイスシミュレーション(ディスプレイ-IDW'03関連-)
- Extraction of Trap Densities at Front and Back Interfaces in Thin-Film Transistors
- Poly-Si TFT特性の酸化膜界面トラップと結晶粒界トラップに対する依存性およびその製造プロセス診断への応用(半導体Si及び関連材料・評価)
- High-Quality Gate-SiO_x and SiO_x/Si Interface Formation at Low Temperature Using Plasma-Enhanced Chemical Vapor Deposition
- Numerical Model of Thin-Film Transistors for Circuit Simulation Using Spline Interpolation with Transformation by y=x + log(x)(Regular Section)
- 多結晶シリコン薄膜トランジスタの絶縁膜-シリコン界面と結晶粒界のトラップ準位の抽出(低温または高温多結晶Siとアクティブマトリックス型ディスプレイ用薄膜トランジスタ論文特集)
- 多結晶シリコン薄膜トランジスタの特性解析とシミュレーション
- 多結晶シリコン薄膜トランジスタの特性解析とシミュレーション