Invited Asynchronous Architecture and Its Impact on Low-Power TFT CPUs (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))

スポンサーリンク

概要

• 論文の詳細を見る

• An asynchronous architecture and its impact on TFT CPUs are discussed in terms of designability, tradeoff between area, power and speed, and robustness, comparing with the synchronous counterpart. The instance, a flexible 8-bit asynchronous microprocessor that demonstrates the capability of asynchronous design is fabricated by using low-temperature poly-silicon (LTPS) TFT technology and surface-free technology by laser annealing/ablation (SUFTLA). The 32k-transistor chip draws 180μA from 5V power supply running stably at 500KHz. The power level is 30% of the synchronous counterpart.

• 社団法人電子情報通信学会の論文
• 2005-06-23

著者

• SHIMODA Tatsuya

  Seiko Epson Corporation

• INOUE Satoshi

  Technology Platform Research Center, Seiko Epson Cooperation

• SHIMODA Tatsuya

  Technology Platform Research Center, Seiko Epson Cooperation

• Shimoda T

  Center For Nano Materials And Technology Japan Advanced Institute Of Science And Technology

• Shimoda Tatsuya

  Technology Platform Research Center Seiko Epson Corp.

• Karaki Nobuo

  Technology Platform Research Center, Seiko Epson Corp.

• Karaki Nobuo

  Technology Platform Research Center Seiko Epson Corp.

• Karaki Nobuo

  Frontier Device Research Center Seiko Epson Corporation

関連論文

• Classification of Driving Methods for TFT-OLEDs and Novel Proposal Using Time Ratio Grayscale and Current Uniformization(Electronic Displays)
• High Performance P-Channel Single-Crystalline Si TFTs Fabricated Inside a Location-Controlled Grain by μ-Czochralski Process(Electronic Displays)
• 表側と裏側の絶縁膜界面にトラップ準位をもつポリシリコン薄膜トランジスタのデバイスシミュレーション(ディスプレイ-IDW'03関連-)
• Extraction of Trap Densities at Front and Back Interfaces in Thin-Film Transistors
• Poly-Si TFT特性の酸化膜界面トラップと結晶粒界トラップに対する依存性およびその製造プロセス診断への応用(半導体Si及び関連材料・評価)
• High-Quality Gate-SiO_x and SiO_x/Si Interface Formation at Low Temperature Using Plasma-Enhanced Chemical Vapor Deposition
• Numerical Model of Thin-Film Transistors for Circuit Simulation Using Spline Interpolation with Transformation by y=x + log(x)(Regular Section)
• 多結晶シリコン薄膜トランジスタの絶縁膜-シリコン界面と結晶粒界のトラップ準位の抽出(低温または高温多結晶Siとアクティブマトリックス型ディスプレイ用薄膜トランジスタ論文特集)
• 多結晶シリコン薄膜トランジスタの特性解析とシミュレーション
• 多結晶シリコン薄膜トランジスタの特性解析とシミュレーション
• 低温多結晶シリコン薄膜トランジスタ駆動発光ポリマーディスプレイ
• Extraction of Trap States at the Oxide-Silicon Interface and Grain Boundary for Polycrystalline Silicon Thin-Film Transistors : Semiconductors
• Current Density Enhancement at Active Layer Edges in Polycrystalline Silicon Thin-Film Transistors : Semiconductors
• Novel Si Codoped Pb(Zr, Ti, Nb)O_3 Thin Film for High-Density Ferroelectric Random Access Memory
• Preparation of Novel PZTN Thin Film Co-doped Si
• Relationship between Lattice Deformation and Polarization in BaTiO_3
• Electronic States of Perovskite-Type Oxides and Ferroelectricity
• Fabrication of KNbO_3 Epitaxial Thin Films on Sapphire Substrates by Pulsed Laser Deposition
• Epitaxial Growth of SrRuO_3 Thin Film Electrode on Si by Pulsed Laser Deposition
• Fabrication of Pseudocubic SrRuO_3 (100) Epitaxial Thin Films on Si by Pulsed Laser Deposition : Surfaces, Interfaces, and Films
• Microstructural Investigation of Pulsed-Laser-Deposited SrRuO_3 Films on Si with SrO Buffer Layers : Semiconductors
• Device Simulation of Carrier Transport through Grain Boundaries in Lightly Doped Polysilicon Films and Dependence on Dopant Density : Semiconductors
• Current Paths over Grain Boundaries in Polycrystalline Silicon Films : Semiconductors
• High-Quality SiO_2/Si Interface Formation and Its Application to Fabrication of Low-Temperature-Processed Polycrystalline Si Thin-Film Transistor(Semiconductors)
• Analysis of Degradation Phenomenon Caused by Self-Heating in Low-Temperature-Processed Polycrystalline Silicon Thin Film Transistors
• Invited Asynchronous Architecture and Its Impact on Low-Power TFT CPUs (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
• Invited Asynchronous Architecture and Its Impact on Low-Power TFT CPUs (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
• GaInNAs/GaAs Multiple-Quantum-Well Grown by Metalorganic Chemical Vapor Deposition Using Nitrogen Carrier Gas
• Plasma Oxidation of Silicon and Its Application to Poly-Si TFT Fabrication Process (情報ディスプレイ--The 6th Asian Symposium on Information Display & Exhibition)
• Plasma Oxidation of Silicon and its Application to Poly-Si TFT Fabrication Process
• Device Simulation of grain Boundaries with Oxide-Silicon Interface Roughness in Laser-Crystallized Polycrystalline Silicon Thin-Film Transistors
• 24.4:Investigation of Hot Carrier Degradation Due to AC Stress in Low Temperature Poly-Si TFTs(発表概要)(Report on 2000 SID International Symposium)
• Inkjet Printing of Polymeric Field-Effect Transistors and Its Applications
• Micropatterning of SrBi_2Ta_2O_9 Ferroelectric Thin Films Using a Selective Deposition Technique Combined with Patterned Self-Assembled Monolayers and Liquid-Source Misted Chemical Deposition
• High-Performance Polycrystalline Silicon Thin-Film Transistors Fabricated by High-Temperature Process with Excimer Laser Annealing
• Study of Degradation Phenomenon Due to a Combination of Contamination and Self-Heating in Poly-Si Thin Film Transistors Fabricated by a Low-Temperature Process
• Analysis and Classification of Degradation Phenomena in Polycrystalline-Silicon Thin Film Transistors Fabricated by a Low-Temperature Process Using Emission Light Microscopy
• Requirements for thin film transistor circuit on plastic (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Requirements for thin film transistor circuit on plastic (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Technical Obstacles to Thin Film Transistor Circuits on Plastic
• Extraction of Trap Densities at Front and Back Interfaces in Thin-Film Transistors
• Evaluation of Imprint Property of (111)-Highly Oriented Lead Zirconate Titanate (PZT)-Base Ferroelectric Material
• High-Performance Polycrystalline Silicon Thin-Film Transistors with Low Trap Density at the Gate-SiO2/Si Interface Fabricated by Low-Temperature Process
• Time-Ratio Grayscale and Hopping Scan with Current Uniformization for Thin-Film Transistor Driven Organic Light-Emitting Diode Displays
• Artificial Retina Using Thin-Film Photodiodes and Thin-Film Transistors
• Effects of Capping Layer on Grain Growth with $\mu$-Czochralski Process during Excimer Laser Crystallization
• Study of Degradation Phenomenon Due to a Combination of Contamination and Self-Heating in Poly-Si Thin Film Transistors Fabricated by a Low-Temperature Process
• High-Performance Polycrystalline Silicon Thin-Film Transistors Fabricated by High-Temperature Process with Excimer Laser Annealing
• GaInNAs/GaAs Multiple-Quantum-Well Grown by Metalorganic Chemical Vapor Deposition Using Nitrogen Carrier Gas
• Micropatterning of SrBi2Ta2O9 Ferroelectric Thin Films Using a Selective Deposition Technique Combined with Patterned Self-Assembled Monolayers and Liquid-Source Misted Chemical Deposition
• Analysis and Classification of Degradation Phenomena in Polycrystalline-Silicon Thin Film Transistors Fabricated by a Low-Temperature Process Using Emission Light Microscopy

もっと見る 閉じる

スポンサーリンク