Micropatterning of SrBi2Ta2O9 Ferroelectric Thin Films Using a Selective Deposition Technique Combined with Patterned Self-Assembled Monolayers and Liquid-Source Misted Chemical Deposition
スポンサーリンク
概要
- 論文の詳細を見る
We demonstrated a novel patterning method using a selective deposition technique of ferroelectric thin films without etching. Self-assembled monolayers (SAMs) of 1H,1H,2H,2H-perfluorodecyltriethoxysilane [CF3(CF2)7CH2CH2Si(OC2H5)3; FAS] were patterned on Pt/SiO2/Si substrates. The patterned SAMs on these surfaces defined the selective area on which the liquid-source misted chemical deposition (LSMCD) of SrBi2Ta2O9 (SBT) was performed. Pt top electrodes were then sputter-deposited on the patterned SBT films by the liftoff method. The remanent polarization ($P_{\text{r}}$) of the obtained SBT films was 7.5 μC/cm2 with good squareness of the hysteresis loops for $50\,\micron\times 50\,\micron$ square capacitors. By this method, we succeeded in fabricating uniform lines of ferroelectric thin films of 0.5 μm width. These results show that a selective deposition technique is promising for realizing high-density ferroelectric random access memories (FeRAMs).
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2005-04-15
著者
-
Ishida Masaya
Technology Platform Research Center Seiko Epson Corporation
-
Shimoda Tatsuya
Technology Platform Research Center Seiko Epson Corp.
-
Takakuwa Atsushi
Technology Platform Research Center Seiko Epson Corporation
-
Ishida Masaya
Technology Platform Research Center, SEIKO EPSON Corporation, 281 Fujimi, Fujimi-machi, Nagano 399-0293, Japan
-
Takakuwa Atsushi
Technology Platform Research Center, SEIKO EPSON Corporation, 281 Fujimi, Fujimi-machi, Nagano 399-0293, Japan
-
Shimoda Tatsuya
Technology Platform Research Center, SEIKO EPSON Corporation, 281 Fujimi, Fujimi-machi, Nagano 399-0293, Japan
関連論文
- High Performance P-Channel Single-Crystalline Si TFTs Fabricated Inside a Location-Controlled Grain by μ-Czochralski Process(Electronic Displays)
- 表側と裏側の絶縁膜界面にトラップ準位をもつポリシリコン薄膜トランジスタのデバイスシミュレーション(ディスプレイ-IDW'03関連-)
- Numerical Model of Thin-Film Transistors for Circuit Simulation Using Spline Interpolation with Transformation by y=x + log(x)(Regular Section)
- Novel Si Codoped Pb(Zr, Ti, Nb)O_3 Thin Film for High-Density Ferroelectric Random Access Memory
- Fabrication of KNbO_3 Epitaxial Thin Films on Sapphire Substrates by Pulsed Laser Deposition
- Fabrication of Pseudocubic SrRuO_3 (100) Epitaxial Thin Films on Si by Pulsed Laser Deposition : Surfaces, Interfaces, and Films
- Microstructural Investigation of Pulsed-Laser-Deposited SrRuO_3 Films on Si with SrO Buffer Layers : Semiconductors
- Analysis of Degradation Phenomenon Caused by Self-Heating in Low-Temperature-Processed Polycrystalline Silicon Thin Film Transistors
- Invited Asynchronous Architecture and Its Impact on Low-Power TFT CPUs (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- Invited Asynchronous Architecture and Its Impact on Low-Power TFT CPUs (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- Inkjet Printing of Polymeric Field-Effect Transistors and Its Applications
- Micropatterning of SrBi_2Ta_2O_9 Ferroelectric Thin Films Using a Selective Deposition Technique Combined with Patterned Self-Assembled Monolayers and Liquid-Source Misted Chemical Deposition
- Analysis and Classification of Degradation Phenomena in Polycrystalline-Silicon Thin Film Transistors Fabricated by a Low-Temperature Process Using Emission Light Microscopy
- Extraction of Trap Densities at Front and Back Interfaces in Thin-Film Transistors
- Evaluation of Imprint Property of (111)-Highly Oriented Lead Zirconate Titanate (PZT)-Base Ferroelectric Material
- High-Performance Polycrystalline Silicon Thin-Film Transistors with Low Trap Density at the Gate-SiO2/Si Interface Fabricated by Low-Temperature Process
- Time-Ratio Grayscale and Hopping Scan with Current Uniformization for Thin-Film Transistor Driven Organic Light-Emitting Diode Displays
- Artificial Retina Using Thin-Film Photodiodes and Thin-Film Transistors
- Effects of Capping Layer on Grain Growth with $\mu$-Czochralski Process during Excimer Laser Crystallization
- Study of Degradation Phenomenon Due to a Combination of Contamination and Self-Heating in Poly-Si Thin Film Transistors Fabricated by a Low-Temperature Process
- High-Performance Polycrystalline Silicon Thin-Film Transistors Fabricated by High-Temperature Process with Excimer Laser Annealing
- GaInNAs/GaAs Multiple-Quantum-Well Grown by Metalorganic Chemical Vapor Deposition Using Nitrogen Carrier Gas
- Micropatterning of SrBi2Ta2O9 Ferroelectric Thin Films Using a Selective Deposition Technique Combined with Patterned Self-Assembled Monolayers and Liquid-Source Misted Chemical Deposition
- Analysis and Classification of Degradation Phenomena in Polycrystalline-Silicon Thin Film Transistors Fabricated by a Low-Temperature Process Using Emission Light Microscopy