Single Electron Transistors with Sidewall Depletion Gates on a Silicon-On-Insulator Nano-Wire

スポンサーリンク

概要

• 論文の詳細を見る
• 2001-09-25

著者

• Kim K

  Seoul National Univ. Seoul Kor

• LEE Jong

  Inter-University Semiconductor Research Center, Seoul National University

• Kim D

  Seoul National Univ. Seoul Kor

• KIM Dae

  Inter-University Semiconductor Research Center and School of Electrical Engineering, Seoul National

• KIM Kyung

  Inter-University Semiconductor Research Center, Seoul National University

• AHN Doyeol

  Institute of Quantum Information Processing and Systems (iQUIPS), University of Seoul

• SUNG Suk

  Inter-University Semiconductor Research Center, School of Electrical Engineering, Seoul Nat'l Univ.

• PARK Byung

  Inter-University Semiconductor Research Center, School of Electrical Engineering, Seoul Nat'l Univ.

• CHOI Bum

  Institute of Quantum Information Processing and Systems (iQUIPS), University of Seoul

• Kang Sangwoo

  Seoul National Univ. Seoul Kor

• Lee J

  Inter-university Semiconductor Research Center And School Of Electrical Engineering And Computer Sci

• Choi B

  Univ. Seoul Seoul Kor

• Cho Bum

  Institute Of Quantum Information Processing And Systems (iquips) University Of Seoul

• Ahn D

  Institute Of Quantum Information Processing And Systems University Of Seoul

• Kim D

  Inter-university Semiconductor Research Center School Of Electrical Engineering Seoul National Unive

• Sung Suk

  Inter-university Semiconductor Research Center And School Of Electrical Engineering And Computer Sci

• Kim Dae

  Inter-university Semiconductor Research Center School Of Electrical Engineering Seoul National Unive

• Ahn Doyeol

  Institute Of Quantum Information & Processing Systems University Of Seoul

• Sim Jae

  Inter-university Semiconductor Research Center And School Of Electrical Engineering Seoul National U

• Park Byung

  Inter-univ. Semicon. Res. Center Seoul Nat. Univ.

• Kang Sangwoo

  Inter-university Semiconductor Research Center Seoul National University:school Of Electrical Engine

• Lee Jong

  Inter-univ. Semicon. Res. Center Seoul Nat. Univ.

• Kim Kyung

  Inter-university Semiconductor Research Center School Of Electrical Engineering Seoul Nat'l Uni

• Kang Sangwoo

  Inter-university Semiconductor Research Center And School Of Electrical Engineering And Computer Sci

関連論文

• Side-Gate Design Optimization of 50nm MOSFETs with Electrically Induced Source/Drain
• Side-gate Length Optimization for 50nm Induced Source/Drain MOSFETs
• Characteristic of Dual-Gate Single Electron Transistor (DG-SET) with extended channel using shallow doping and sidewall patterning for suppressing MOS current(Session 9B : Nano-Scale devices and Physics)
• A New Cone-Type 1T DRAM Cell(Session 2A : Memory 1)
• A New Cone-Type 1T DRAM Cell(Session 2A : Memory 1)
• Characteristic of Dual-Gate Single Electron Transistor (DG-SET) with extended channel using shallow doping and sidewall patterning for suppressing MOS current(Session 9B : Nano-Scale devices and Physics)
• Nanoscale Multi-Line Patterning Using Sidewall Structure
• Single-Electron MOS Memory with a Defined Quantum Dot Based on Conventional VLSI Technology
• Single-Electron Transistors with Sidewall Depletion Gates on a Silicon-On-Insulator Nano-Wire
• Single Electron Transistors with Sidewall Depletion Gates on a Silicon-On-Insulator Nano-Wire
• Single Electron Memory with a Defined Poly-Si Dot Based on Conventional VLSI Technology
• Room Temperature Coulomb Oscillation of a Single Electron Switch with an Electrically Formed Quantum Dot and Its Modeling
• Room Temperature Coulomb Oscillation of a Single Electron Switch with an Electrically Formed Quantum Dot and Its Modeling
• Direct Transport Measurements through an Ensemble of INAS Self-assembled Quantum Dots
• Electrical Properties of Electron-Beam Exposed Silicon Dioxides and Their Application to Nano-devices
• Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for Room Temperature Operation
• Application of the Compact Channel Thermal Noise Model of Short Channel MOSFETs to CMOS RFIC Design
• Charge Injection Path of Bottom-Contact Organic Thin-Film Transistors(Session4B: Emerging Devices II)
• Design of Vertical Nonvolatile Memory Device Considering Gate-Induced Barrier Lowering (GIBL)(Session4A: Nonvolatile Memory)
• 3-dimensional Terraced NAND (3D TNAND) Flash Memory(Session4A: Nonvolatile Memory)
• Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for room temperature operation(Session3: Emerging Devices I)
• Charge Injection Path of Bottom-Contact Organic Thin-Film Transistors(Session4B: Emerging Devices II)
• Design of Vertical Nonvolatile Memory Device Considering Gate-Induced Barrier Lowering (GIBL)(Session4A: Nonvolatile Memory)
• 3-dimensional Terraced NAND (3D TNAND) Flash Memory(Session4A: Nonvolatile Memory)
• Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for room temperature operation(Session3: Emerging Devices I)
• Characterization of 2-bit Recessed Channel Memory with Lifted-Charge Trapping Node (L-CTN) Scheme
• Establishing Read Operation Bias Schemes for 3-D Pillar Structure Flash Memory Devices to Overcome Paired Cell Interference (PCI)
• Self-Aligned Dual-Gate Single-Electron Transistors (DG-SETs)
• An Analytic Current-Voltage Equation for Top-contact OTFTs Including the Effects of Variable Series Resistance
• Low Hysteresis Organic Thin-Film Transistors and Inverters with Hybrid Gate Dielectric
• Pentacene TFTs Fabricated by High-aspect Ratio Metal Shadow Mask
• Stress-Driven Formation of InGaAs Quantum Dots on GaAs with Sub-Micron Platinum Pattern
• ED2000-58 / SDM2000-58 Implementation of single electron circuit simulation by SPICE: KOSEC-SPICE
• ED2000-58 / SDM2000-58 Implementation of single electron circuit simulation by SPICE : KOSEC-SPICE
• Phase-locked Timing Extraction from 40 Gbps Optical Signal using Harmonically Mode-locked Er-doped Fiber Ring Laser
• Temperature Dependence of the Zero-Dispersion Wavelength of Dispersion-Shifted Fiber
• Capacitorless DRAM Cell with Highly Scalable Surrounding Gate Structure
• Analyses on Current Characteristics of 3-D MOSFET Nonvolatile Memory Devices Determined by Junction Doping Profiles(Session 7A Silicon Devices IV,AWAD2006)
• Analyses on Current Characteristics of 3-D MOSFET Nonvolatile Memory Devices Determined by Junction Doping Profiles(Session 7A Silicon Devices IV,AWAD2006)
• Analyses on Current Characteristics of 3-D MOSFET Nonvolatile Memory Devices Determined by Junction Doping Profiles
• Exciton Binding Energies in Zincblende GaN/AlGaN Quantum Wells
• Spontaneous Polarization and Piezoelectric Effects on Inter-Subband Scattering Rate in Wurtzite GaN/AlGaN Quantum-Well : Optics and Quantum Electronics
• Screening Effects on Electron-Longitudinal Optical-Phonon Intersubband Scattering in Wide Quantum Well and Comparison with Experiment
• DC Transport Characteristics of Lambda DNA Molecules and Effect of RF Signals
• Electrical Transport Properties of Au-Doped Deoxyribonucleic Acid Molecules
• Formation of Electrical Interconnects by Self-Trapping of Deoxyribonucleic Acid Molecules
• Generation of Local Magnetic Field by Nano Electro-Magnets
• Simulation of Retention Characteristics in Double-Gate Structure Multi-Bit SONOS Flash Memory
• 3-Dimensional Terraced NAND (3D TNAND) Flash Memory-Stacked Version of Folded NAND Array
• Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for Room Temperature Operation
• Application of the Compact Channel Thermal Noise Model of Short Channel MOSFETs to CMOS RFIC Design
• Characterization of 2-bit Recessed Channel Memory with Lifted-Charge Trapping Node (L-CTN) Scheme
• Establishing Read Operation Bias Schemes for 3-D Pillar Structure Flash Memory Devices to Overcome Paired Cell Interference (PCI)
• Full-swing pentacene organic inverter with long-channel driver and short-channel load
• Complementary Self-Biased Logics Based on Single-Electron Transistor (SET)/CMOS Hybrid Process
• A Highly Scalable Split-Gate SONOS Flash Memory with Programmable-Pass and Pure-Select Transistors for Sub-90-nm Technology
• Silicon Quantum Tunneling Devices - FIBTET and MOSET
• Analytical Modeling of Realistic Single-Electron Transistors Based on Metal-Oxide-Semiconductor Structure with a Unique Distribution Function in the Coulomb-Blockade Oscillation Region
• Indium Doped nMOSFETs and Buried Channel pMOSFETs with n^+ Polysilicon Gate
• Channel Doping Engineering with Indium as an Alternative p-Type Dopant
• Fabrication of single electron transistors with molecular tunnel barriers using AC dielectrophoresis technique
• Nanoscale Poly-Si Line Formation and Its Uniformity
• Nanoscale Poly-Si Line Formation and Its Uniformity
• Design and Simulation of Asymmetric MOSFETs(Junction Formation and TFT Reliability,Fundamentals and Applications of Advanced Semiconductor Devices)
• Novel Gate-All-Around MOSFETs with Self-Aligned Structure
• Multi-Functionality of Novel Structured Tunneling Devices
• Influence of Oxygen Deficiency on Electrical Properties in the Superconductor (Bi, Pb)_2Sr_2Ca_2Cu_3O_y Phase
• Nanoscale Poly-Si Line Formation and Its Uniformity (2001 Asia-Pacific Workshop on Fundamental and Application of Advanced Semiconductor Devices(AWAD 2001))
• Capacitorless dynamic random access memory cell with highly scalable surrounding gate structure (Special issue: Solid state devices and materials)
• A unified analytical SOI MOSFET model for fully-and partially-depleted SOI devices
• Junction Leakage Characteristics of Shallow Trench Isolation (STI) with Nitrogen Pile-Up Sidewall Oxide(AWAD2003 : Asia-Pacific Workshop on Fundamental and Application of Advanced Semiconductor Devices)
• Junction Leakage Characteristics of Shallow Trench Isolation (STI) with Nitrogen Pile-Up Sidewall Oxide(AWAD2003 (Asia-Pacific Workshop on Fundamental and Application of Advanced Semiconductor Devices))
• Design and Simulation of Asymmetric MOSFETs(Session 7A Silicon Devices IV,AWAD2006)
• Design and Simulation of Asymmetric MOSFETs(Session 7A Silicon Devices IV,AWAD2006)
• Design and Simulation of Asymmetric MOSFETs
• Integration Process of Impact-Ionization Metal-Oxide-Semiconductor Devices with Tunneling Field-Effect-Transistors and Metal-Oxide-Semiconductor Field-Effect Transistors
• Stable Extraction of Threshold Voltage Using Transconductance Change Method for CMOS Modeling, Simulation and Characterization
• Reverse-Order Source/Drain with Double Offset Spacer (RODOS) for Sub-50nm Low-Power and High-Speed MOSFET Design (AWAD2003 (Asia-Pacific Workshop on Fundamental and Application of Advanced Semiconductor Devices))
• Side-Gate Design for 50nm Electrically Induced Source/Drain MOSFETs
• Side-gate Length Optimization for 50nm Induced Source/Drain MOSFETs
• 70nm NMOSFET Fabrication with 12nm n^+-p Junctions Using As^+_2 Low Energy Implantations
• 70nm NMOSFET Fabrication with 12nm n^+-p Junctions Using As_2^+ Å Low Energy Ion Implantations
• Design Consideration for Vertical Nonvolatile Memory Device Regarding Gate-Induced Barrier Lowering (GIBL)
• Design and simulation of single hole transistor with tunneling barrier formed by fixed charge (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• Design and simulation of single hole transistor with tunneling barrier formed by fixed charge (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
• High frequency gate bias response of carbon nanotube field effect transistor
• Relativistic Entanglements of Spin 1/2 Particles with General Momentum(Condensed Matter and Statistical Physics)
• Nano-Structure Fabrication and Manipulation by the Cantilever Oscillation of an Atomic Force Microscope
• Properties of the p^+ poly-Si Gate Fabricated Using the As Preamorphization Method
• Oxygen Behavior in the Superconductor (Bi,Pb)_2Sr_2Ca_2Cu_3O_y Phase Studied by X-Ray Photoelectron Spectroscopy
• Electronic and Optical Properties of 1.55μm GaInNAs/GaAs Quantum-Well Structures
• Crystallization of Amorphous Silicon by Excimer Laser Annealing with a Line Shape Beam Having a Gaussian Profile
• Injection Locking of a Modified-Unstable-Resonator XeCl Laser by Using a Line-Narrowed Hemiconfocal Oscillator
• Metal FEAs Fabricated with Local Oxidation of Polysilicon for Large-Area Display Applications
• Metal FEAs Fabricated with Local Oxidation of Polysilicon for Large-Area Display Applications
• Electronic Properties of InGaAs/GaAs Strained Coupled Quantum Dots Modeled by Eight-Band k・p Theory
• Optical Gain in Wurtzite ZnO/ZnMgO Quantum Well Lasers
• A unified analytical SOI MOSFET model for fully- and partially-depleted SOI devices
• Ultra Shallow p+n Junction Formation Using the Solid Phase Diffusion(SPD) through'a-Si/Thin Barrier Oxide' Layer
• Analytical Modeling of Realistic Single-Electron Transistors Based on Metal-Oxide-Semiconductor Structure with a Unique Distribution Function in the Coulomb-Blockade Oscillation Region

もっと見る 閉じる

スポンサーリンク