7-Mask Self-Aligned SiGe Base Bipolar Transistors with f_T of 80 GHz
スポンサーリンク
概要
- 論文の詳細を見る
A 7-mask self-aligned SiGe base bipolar transistor has been newly developed. This transistor offers several advancements to a super self-aligned selectively grown SiGe base (SSSB) transistor which has a selectively grown SiGe-base layer formed by a cold-wall ultra high vacuum (UHV)/CVD system. The advancements are as follows: (1) a BPSG-filled arbitrary-width trench isolation on a SOI is formed by a high-uniformity CMP with a hydro-chuck for reducing the number of isolation fabrication steps, (2) polysilicon-plug emitter and collector electrodes are made simultaneously using an in-situ phosphorus-doped polysilicon film to decrease the distance between emitter and collector electrodes and also to reduce the fabrication steps of the elecrodes, (3) a n^+-buried collector layer is made by a high-energy phosphorus ion-implantation technique to eliminate collector epitaxial growth, and (4) a germanium profile in the neutral base region is optimized to increase the ƒ_T value without increasing leakage current at the base-cellector junction. In the developed transistor, a high performance of 80-GHz ƒ_T and mask-steps reduction are simultaneously achieved.
- 社団法人電子情報通信学会の論文
- 1997-05-25
著者
-
林 喜宏
日本電気(株)マイクロエレクトロ二クス研究所
-
TATSUMI Toru
System Devices Research Laboratories, NEC Corporation
-
Tatsumi Toru
System Devices Research Laboratories Nec Corporation
-
HAYASHI Yoshihiro
Microelectronics Research Laboratories, NEC
-
Tatsumi Toru
Microelectronics Laboratories Nec Corporation
-
Tashiro Tsutomu
Ulsi Device Development Laboratories Nec Corporation
-
HASHIMOTO Takasuke
ULSI Device Development Laboratories, NEC Corporation
-
SATO Fumihiko
ULSI Device Development Laboratories, NEC Corporation
-
Sato Fumihiko
Ulsi Device Development Laboratories Nec Corporation
-
Hayashi Yoshihiro
Microelectronics Research Laboratories Nec Corporation
-
Hayashi Yoshihiro
Device Platforms Research Labs. Nec Corporation
-
Hayashi Yoshihiro
Ulsi Res. Lab Silicon Systems Res. Labs. Nec
-
Hayashi Yoshihiro
Microelectronics Research Laboratories Nec
-
Hashimoto Takasuke
Ulsi Device Development Laboratories Nec Corporation
関連論文
- Alダマシンプロセスによる多層配線形成
- 科学的機械研磨による層間膜平坦化技術
- 1.2nm HfSiON/SiON Stacked Gate Insulators for 65-nm-Node MISFETs
- 1.2nm HfSiON/SiON stacked gate insulators for 65nm-node MISFETs
- 溝側壁注入により逆狭チャネル効果を抑制した0.2μmSTI技術
- Impact of Barrier Metal Sputtering on Low-k SiOCH Films with Various Chemical Structures
- Nitride-Masked Polishing (NMP) Technique for Surface Planarization of Interlayer-Dielectric Films
- Suppression of Charges in Al_2O_3 Gate Dielectric and Improvement of MOSFET Performance by Plasma Nitridation(High-κ Gate Dielectrics)
- Suppression of Charges in Al_2O_3 Gate Dielectric and Improvement of MOSFET Performance by Plasma Nitridation
- A Small Area, 3-Dimensional On-chip Inductors for High-speed Signal Processing under Low Power Supply Voltages
- Effect of Bias Addition on the Gap-Filling Properties of Fluorinated Amorphous Carbon Thin Films Grown by Helicon Wave Plasma-Enhanced Chemical Vapor Deposition
- Selective Epitaxial Growth of Si and Si_Ge_x Films by Ultrahigh-Vacuum Chemical Vapor Deposition Using Si_2H_6 and GeH_4
- Temperature Dependence of Etching with Molecular Fluorine on Si(111) Surface
- Suppression of Surface Roughening on Strained Si/SiGe Layers by Lowering Surface Stress
- High-Mobility Dual Metal Gate MOS Transistors with High-k Gate Dielectrics
- Fully Silicided NiSi Gate Electrodes on HfSiON Gate Dielectrics for Low-Power Applications
- High Mobility Dual Metal Gate MOS Transistors with High-k Gate Dielectrics
- Fully Silicided NiSi Gates on HfSiON Gate Dielectrics for Low Power Application
- Uniform Raised-Salicide Technology for High-Performance CMOS Devices(Special Issue on Advanced Sub-0.1μm CMOS Devices)
- Uniform Si-SEG and Ti/SEG-Si Thickness Ratio Control for Ti-Salicided Sub-Quarter-Micron CMOS Devices
- Mechanism of Suppressed Change in Effective Work Functions for Impurity-Doped Fully Silicided NiSi Electrodes on Hf-Based Gate Dielectrics
- Analysis of the Origin of the Threshold Voltage Change Induced by Impurity in Fully Silicided NiSi/SiO_2 gate stacks
- Ultra-Uniform CMP Using a Hydro Film Buffered Chuck (Hydro Chuck)
- Characterization of Ferroelectric Domain Behavior in MOCVD-PZT Capacitors for CMVP FeRAMs
- Ammonium-Salt-Added Silica Slurry for the Chemical Mechanical Polishing of the Interlayer Dielectric Film Planarization in ULSI's
- Nitrogen Doped Fluorinated Amorphous Carbon Thin Films Grown by Plasma Enhanced Chemical Vapor Deposition
- Hot-Carrier Reliability of 0.1μm Delta-Doped MOSFETs
- High-Resolution Transmission Electron Microscopy of Si/Ge Interfacial Structures
- Effect of Bias Addition on the Gap-Filling Properties of Fluorinated Amorphous Carbon Thin Films Grown by Helicon Wave Plasma Enhanced Chemical Vapor Deposition
- Photoluminescence of Si_Ge_x/Si Quantum Well Structures
- An Advanced BSG Self-Aligned (A-BSA) Transistor Technology for High Speed IC Implementation
- Effect of Thermal Data-Imprint on 2T/2C FeRAM Cell Operation
- 7-Mask Self-Aligned SiGe Base Bipolar Transistors with f_T of 80 GHz
- Materials and Process Designs for FeRAM-embeded VLSI Devices
- Synthesis of PbTiO_3 Thin Films by Surface-Reaction-Enhanced Metal Organic Chemical Vapor Deposition
- Ultrauniform Chemical Mechanical Polishing (CMP) Using a "Hydro Chuck", Featured by Wafer Mounting on a Quartz Glass Plate with Fully Flat, Water-Supported Surface
- SiGe Passivation for Si MBE Regrowth