A Small Area, 3-Dimensional On-chip Inductors for High-speed Signal Processing under Low Power Supply Voltages
スポンサーリンク
概要
- 論文の詳細を見る
- 2007-09-19
著者
-
林 喜宏
日本電気(株)マイクロエレクトロ二クス研究所
-
HAYASHI Yoshihiro
Device Platforms Research Labs., NEC.
-
Hayashi Yoshihiro
Device Platforms Research Labs. Nec.
-
Amamiya Yasushi
Device Platforms Research Labs. Nec Corporation
-
TANABE Akira
Device Platforms Research Labs., NEC Corporation
-
Hijioka Ken'ichiro
Device Platforms Research Labs. Nec Corporation
-
Tanabe Akira
Device Platforms Research Labs. Nec Corporation
-
Hayashi Yoshihiro
Microelectronics Research Laboratories Nec Corporation
-
Hayashi Yoshihiro
Device Platforms Research Labs. Nec Corporation
-
Hayashi Yoshihiro
Ulsi Res. Lab Silicon Systems Res. Labs. Nec
-
Hayashi Yoshihiro
Device Platforms Research Laboratories, NEC Corp., 1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan
-
Amamiya Yasushi
Device Platforms Research Laboratories, NEC Corporation, 1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan
-
Tanabe Akira
Device Platforms Research Laboratories, NEC Corporation, 1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan
関連論文
- Alダマシンプロセスによる多層配線形成
- 3. 45nm/32nm世代ULSI対応の最先端配線技術(次世代コンピュータを支える超高速・超高密度インタコネクション技術)
- ランダムテレグラフノイズの包括的理解に向けた新解析手法の提案とその応用(IEDM特集(先端CMOSデバイス・プロセス技術))
- 科学的機械研磨による層間膜平坦化技術
- High Performance SiN-MIM Decoupling Capacitors with Surface-smoothed Bottom Electrodes for High-speed MPUs
- 溝側壁注入により逆狭チャネル効果を抑制した0.2μmSTI技術
- Impact of Barrier Metal Sputtering on Low-k SiOCH Films with Various Chemical Structures
- A Metallurgical Prescription Suppressing Stress-induced Voiding (SIV) in Cu lines
- ユビキタス時代に対応したLSIデバイスの構造変革 : RF特性の及ぼす寄生抵抗・容量の影響(配線・実装技術と関連材料技術)
- Nitride-Masked Polishing (NMP) Technique for Surface Planarization of Interlayer-Dielectric Films
- A Small Area, 3-Dimensional On-chip Inductors for High-speed Signal Processing under Low Power Supply Voltages
- 低誘電率絶縁膜材料の進化と最先端ULSI多層配線技術
- Improvement of Uniformity and Reliability of Scaled-Down Cu Interconnects with Carbon-Rich Low-$k$ Films
- Chip-Level Performance Maximization Using ASIS (Application-Specific Interconnect Structure) Wiring Design Concept for 45nm CMOS Generation(Device,Low-Power, High-Speed LSIs and Related Technologies)
- Precise Taper-Angle-Control of Via Holes for Reliable Scaled-Down Low-$k$/Cu Interconnects
- Ultra-Uniform CMP Using a Hydro Film Buffered Chuck (Hydro Chuck)
- Porous Low-$k$ Impacts on Performance of Advanced LSI Devices with GHz Operations
- Ammonium-Salt-Added Silica Slurry for the Chemical Mechanical Polishing of the Interlayer Dielectric Film Planarization in ULSI's
- A New Differential-Amplifier-Based Offset-Cancellation Sense Amplifier for Speed-Improvement of High-Density Static Random Access Memories in Scaled-Down Complementary Metal–Oxide–Semiconductor Technology
- Effect of Thermal Data-Imprint on 2T/2C FeRAM Cell Operation
- 7-Mask Self-Aligned SiGe Base Bipolar Transistors with f_T of 80 GHz
- Materials and Process Designs for FeRAM-embeded VLSI Devices
- Surface Control of Bottom Electrode in Ultra-Thin SiN Metal–Insulator–Metal Decoupling Capacitors for High Speed Processors
- Extrasmall-Area Three-Dimensional Solenoid-Shaped Inductor Integrated into High-Speed Signal Processing Complementary Metal–Oxide–Semiconductor Ultralarge-Scale Integrated Circuits
- A Novel Multilayered Ni–Zn-Ferrite/TaN Film for RF/Mobile Applications
- Defectless Monolithic Low-$k$/Cu Interconnects Produced by Chemically Controlled Chemical Mechanical Polishing Process with In situ End-Point-Detection Technique
- Microstructure Control of Low-Loss Ni–Zn Ferrite by Low-Temperature Sputtering for On-Chip Magnetic Film
- Effects of the Metallurgical Properties of Upper Cu Film on Stress-Induced Voiding (SIV) in Cu Dual-Damascene Interconnects
- Impact of Barrier Metal Sputtering on Physical and Chemical Damages in Low-$k$ SiOCH Films with Various Hydrocarbon Content
- A Novel Gate Electrode Structure for Reduction of Gate Resistance of Sub-0.1 μm RF/Mixed-Signal Metal Oxide Semiconductor Field-Effect Transistors