Dual-Thickness Gate Oxidation Technology with Halogen/Xenon Implantation for Embedded DRAMs
スポンサーリンク
概要
- 論文の詳細を見る
- 2000-08-28
著者
-
SUGIZAKI Taro
FUJITSU LABORATOIRES Ltd.
-
NAKANISHI Toshiro
FUJITSU LABORATOIRES Ltd.
-
Ozawa Yoshio
Toshiba Corporation
-
Sugizaki Taro
Fujitsu Laboratories Ltd.
-
Suguro K
Toshiba Corporation Semiconductor Company
-
MURAKOSHI Atsushi
Toshiba Corporation
-
SUGURO Kyoichi
Toshiba Corporation
-
Murakoshi A
Toshiba Corp. Yokohama Jpn
関連論文
- Effects of Red Blood Cells On Ultrasonic Wave Microbubble Trapping
- Characterization of Secondary Ultrasonic Waves Radiated from Bubbles Based on Small-Bubble Trapping Pattern Analysis
- Trapping of Micrometer Size Bubbles by Ultrasonic Waves
- Ru Electrode Deposited by Sputtering in Ar/O_2 Mixture Ambient
- Interfacial Layers between Si and Ru Films Deposited by Sputtering in Ar/O_2 Mixture Ambient
- Sub-1.3 nm Amorphous Tantalum Pentoxide Gate Dielectrics for Damascene Metal Gate Transistors
- Sub 1.3nm Amorphous Ta_2O_5 Gate Dielectrics for Damascene Metal Gate Transistor
- Highly Uniform Low-Pressure Chemical Vapor Deposition (LP-CVD) of Si_3N_4 Film on Tungsten for Advanced Low-Resistivity "Polymetal" Gate Interconnects
- Plasma-Damage-Free Gate Process Using Chemical Mechanical Polishing for 0.1 μm MOSFETs
- Plasma Damage Free Gate Process Using CMP for 0.1um MOSFETs
- Ultra High Density HfO2-Nanodot Memory for Flash Memory Scaling
- Ultrashallow Junction Formation for Sub-100nm Complementary Metal-Oxide-Semiconductor Field-Effect Transistor by Controlling Transient Enhanced Diffusion
- Improved Ti Self-Aligned Silicide Technology Using High Dose Ge Pre-Amorphization for 0.10 μm CMOS and Beyond
- High-Density Layer at the SiO_2/Si Interface Observed by Difference X-Ray Reflectivity
- High-Accuracy X-ray Reflectivity Study of Native Oxide Formed in Chemical Treatment
- Reduction in PN Junction Leakage for Ni-silicided Small Si Islands by Using Thermal Conduction Heating with Stacked Hot Plates
- Low Leakage TiO_2 Gate Insulator Formed by Ultrathin TiN Deposition and Low-Temperature Oxidation
- Reliable High-k TiO_2 Gate Insulator Formed by Ultrathin TiN Deposition and Low Temperature Oxidation
- Novel Elevated Source/Drain Technology for FinFET Overcoming Agglomeration and Facet Problems Utilizing Solid Phase Epitaxy
- Highly Uniform Deposition of LP-CVD 3i3N4 Films on Tungsten for Advanced Low Resistivity "Poly-Metal" Gate Interconnects
- Dual-Thickness Gate Oxidation Technology with Halogen/Xenon Implantation for Embedded Dynamic Random Access Memories
- Dual-Thickness Gate Oxidation Technology with Halogen/Xenon Implantation for Embedded DRAMs
- Device Design of Direct Tunneling Memory (DTM) Using Technology Computer Aided Design (TCAD) for Low-Power RAM Applications
- Improvement in Retention/Program Time Ratio of Direct Tunneling Memory (DTM) for Low Power SoC Applications(Memory, Low-Power LSI and Low-Power IP)
- Correlation of W-Si-N Film Microstructure with Barrier Performance against Cu Diffusion
- Correlation of W-Si-N Film Microstructure with Barrier Performance against Cu Diffusion
- Inlaid Cu Interconnects Employing Ti-Si-N Barrier Metal for ULSI Applications
- Electrical Characteristics of Silicon Devices after UV-Excited Dry Cleaning (Special Issue on Opto-Electronics and LSI)
- 10-15nm Ultrashallow Junction Formation by Flash-Lamp Annealing
- Suppression of Hot Carrier Degradation in LDD n-MOSFETs with Gate N_2O-Nitrided O_3-Oxide
- Identification of MOS Gate Dielectric-Breakdown Spot Using High-Selectivity Etching
- New Finding of Pt Segregation at the NiSi/Si Interface by Atom Probe
- Hole Generation without Annealing in High Dose Boron Implanted Silicon : Heavy Doping by B_ Icosahedron as a Double Acceptor
- Ultraclean Technique for Silicon Wafer Surfaces with HNO_3-HF Systems : Materials and Device Structures with Atomic Scale Resolution(Solid State Devices and Materials 1)
- Instability of SiO_2 Film Caused by Fluorine and Chlorine Inclusion
- Device Design of Direct Tunneling Memory (DTM) Using Technology Computer Aided Design (TCAD) for Low-Power RAM Applications
- Highly Reliable Dynamic Random Access Memory Technology for Application Specific Memory with Dual Nitrogen Concentration Gate Oxynitrides Using Selective Nitrogen Implantation
- Dual-Thickness Gate Oxidation Technology with Halogen/Xenon Implantation for Embedded Dynamic Random Access Memories
- Ultrahigh-Density HfO2 Nanodots for Flash Memory Scaling