Reduction in PN Junction Leakage for Ni-silicided Small Si Islands by Using Thermal Conduction Heating with Stacked Hot Plates

スポンサーリンク

概要

論文の詳細を見る
2006-09-13

著者

関連論文

Surface Channel Metal Gate Complementary MOS with Light Counter Doping and Single Work Function Gate Electrode
Sub-1.3 nm Amorphous Tantalum Pentoxide Gate Dielectrics for Damascene Metal Gate Transistors
Sub 1.3nm Amorphous Ta_2O_5 Gate Dielectrics for Damascene Metal Gate Transistor
Highly Uniform Low-Pressure Chemical Vapor Deposition (LP-CVD) of Si_3N_4 Film on Tungsten for Advanced Low-Resistivity "Polymetal" Gate Interconnects
Plasma-Damage-Free Gate Process Using Chemical Mechanical Polishing for 0.1 μm MOSFETs
Plasma Damage Free Gate Process Using CMP for 0.1um MOSFETs
Ultrashallow Junction Formation for Sub-100nm Complementary Metal-Oxide-Semiconductor Field-Effect Transistor by Controlling Transient Enhanced Diffusion
Improved Ti Self-Aligned Silicide Technology Using High Dose Ge Pre-Amorphization for 0.10 μm CMOS and Beyond
New Charge Control Technology by Stencil Mask Ion Implantation
Low-Standby-Power Complementary Metal-Oxide-Semiconductor Transistors with TiN Single Gate on 1.8 nm Gate Oxide
Reduction in PN Junction Leakage for Ni-silicided Small Si Islands by Using Thermal Conduction Heating with Stacked Hot Plates
Low Leakage TiO_2 Gate Insulator Formed by Ultrathin TiN Deposition and Low-Temperature Oxidation
Reliable High-k TiO_2 Gate Insulator Formed by Ultrathin TiN Deposition and Low Temperature Oxidation
Novel Elevated Source/Drain Technology for FinFET Overcoming Agglomeration and Facet Problems Utilizing Solid Phase Epitaxy
Highly Uniform Deposition of LP-CVD 3i3N4 Films on Tungsten for Advanced Low Resistivity "Poly-Metal" Gate Interconnects
Dual-Thickness Gate Oxidation Technology with Halogen/Xenon Implantation for Embedded Dynamic Random Access Memories
Dual-Thickness Gate Oxidation Technology with Halogen/Xenon Implantation for Embedded DRAMs
Correlation of W-Si-N Film Microstructure with Barrier Performance against Cu Diffusion
Correlation of W-Si-N Film Microstructure with Barrier Performance against Cu Diffusion
Inlaid Cu Interconnects Employing Ti-Si-N Barrier Metal for ULSI Applications
Study of LOCOS-Induced Anomalous Leakage Current in Thin Film SOI MOSFET's
10-15nm Ultrashallow Junction Formation by Flash-Lamp Annealing
New Finding of Pt Segregation at the NiSi/Si Interface by Atom Probe
Reduction in pn Junction Leakage for Ni-Silicided Small Si Islands by Using Improved Convection Annealing
Work Function Modulation by Segregation of Indium through Tungsten Gate for Dual-Metal-Gate Complementary Metal Oxide Semiconductor Applications
In situ Doped Embedded-SiGe Source/Drain Technique for 32 nm Node p-Channel Metal–Oxide–Semiconductor Field-Effect Transistor
Surface Channel Metal Gate Complementary MOS with Light Counter Doping and Single Work Function Gate Electrode
Impact of Flash Lamp Annealing on 20-nm-Gate-Length Metal Oxide Silicon Field Effect Transistors

もっと見る

スポンサーリンク