New Charge Control Technology by Stencil Mask Ion Implantation
スポンサーリンク
概要
- 論文の詳細を見る
- 2001-09-25
著者
-
SUGURO Kyoichi
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corp.
-
SUGIHARA Kazuyoshi
Process & Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation
-
Suguro Kyoichi
Process & Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
SHIBATA Takeshi
Process & Manufacturing Engineering Center, Semiconductor Company Toshiba Corporation
-
OKUMURA Katsuya
Process & Manufacturing Engineering Center, Semiconductor Company Toshiba Corporation
-
NISHIHASHI Tsutomu
Ion implantation equipment div. 2, ULVAC Japan, Ltd.
-
KASHIMOTO Kazuhiro
Ion implantation equipment div. 2, ULVAC Japan, Ltd.
-
FUJIYAMA Junki
Ion implantation equipment div. 2, ULVAC Japan, Ltd.
-
SAKURADA Yuzo
Ion implantation equipment div. 2, ULVAC Japan, Ltd.
-
Sakurada Yuzo
Ion Implantation Equipment Div. 2 Ulvac Japan Ltd.
-
Fujiyama Junki
Ion Implantation Equipment Div. 2 Ulvac Japan Ltd.
-
Nishihashi Tsutomu
Ion Implantation Equipment Div. 2 Ulvac Japan Ltd.
-
Okumura Katsuya
Process & Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
Kashimoto Kazuhiro
Ion Implantation Equipment Div. 2 Ulvac Japan Ltd.
-
Shibata Takeshi
Process & Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
SUGIHARA Kazuyoshi
Process & Manufacturing Engineering Center, Semiconductor Company Toshiba Corporation
関連論文
- Surface Channel Metal Gate Complementary MOS with Light Counter Doping and Single Work Function Gate Electrode
- Fabrication of Silicon-on-Nothing Structure by Substrate Engineering Using the Empty-Space-in-Silicon Formation Technique
- Ultrashallow Junction Formation for Sub-100nm Complementary Metal-Oxide-Semiconductor Field-Effect Transistor by Controlling Transient Enhanced Diffusion
- Edge Roughness Study of Chemically Amplified Resist in Low-Energy Electron-Beam Lithography Using Computer Simulation
- New Charge Control Technology by Stencil Mask Ion Implantation
- Low-Standby-Power Complementary Metal-Oxide-Semiconductor Transistors with TiN Single Gate on 1.8 nm Gate Oxide
- Novel PZT Crystallization Technique by Using Flash Lamp for FeRAM Embedded LSIs and 1Tr FeRAM Devices
- Low Pressure High Speed Spin Dryer for Realizing Water Mark Free Surface
- Reduction in PN Junction Leakage for Ni-silicided Small Si Islands by Using Thermal Conduction Heating with Stacked Hot Plates
- Performances of Novel Nozzle-Scan Coating Method
- Low Leakage TiO_2 Gate Insulator Formed by Ultrathin TiN Deposition and Low-Temperature Oxidation
- Novel Elevated Source/Drain Technology for FinFET Overcoming Agglomeration and Facet Problems Utilizing Solid Phase Epitaxy
- Accuracy of Overlay Metrology with Nonp-enetrating and Negative-Charging Electron Beam of the Scanning Electron Microscope
- 10-15nm Ultrashallow Junction Formation by Flash-Lamp Annealing
- Reduction in pn Junction Leakage for Ni-Silicided Small Si Islands by Using Improved Convection Annealing
- Work Function Modulation by Segregation of Indium through Tungsten Gate for Dual-Metal-Gate Complementary Metal Oxide Semiconductor Applications
- Surface Channel Metal Gate Complementary MOS with Light Counter Doping and Single Work Function Gate Electrode
- Impact of Flash Lamp Annealing on 20-nm-Gate-Length Metal Oxide Silicon Field Effect Transistors