Surface Channel Metal Gate Complementary MOS with Light Counter Doping and Single Work Function Gate Electrode
スポンサーリンク
概要
- 論文の詳細を見る
We propose a channel engineering guideline for the low threshold voltage ($V_{\text{th}}$) metal oxide silicon field effect transistor (MOSFET) with metal gate, which is promising for highly miniaturized MOSFETs. For lowering $V_{\text{th}}$ of metal gate MOSFET, counter doping is useful. However, a buried channel with heavy counter doping has several disadvantages, such as the degradation of subthreshold swing. In this work, using a design with light counter doping, a surface channel complementary metal oxide silicon (CMOS) of low $V_{\text{th}}$ with a single work function gate electrode was successfully fabricated showing superior characteristics. Device simulation was used to investigate the impacts of the channel profile of such a device. It was found that using counter doping with low concentration to an optimized depth results in better subthreshold characteristics than that using shallow counter doping with high concentration. A lower counter dopant concentration also suppresses $V_{\text{th}}$ deviations. The damascene gate process was used in the fabrication.
- Publication Office, Japanese Journal of Applied Physics, Faculty of Science, University of Tokyoの論文
- 2001-04-30
著者
-
Saito Tomohiro
Process And Manufacturing Engineering Center Semiconductor Company Toshiba Corp.
-
ARIKADO Tsunetoshi
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation
-
NISHINOHARA Kazumi
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corp.
-
AKASAKA Yasushi
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corp.
-
YAGISHITA Atsushi
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corp.
-
Suguro Kyoichi
Process & Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
Murakoshi Atsushi
Process & Manufacturing Engineering Center, Toshiba Corporation Semiconductor Company
-
Suguro Kyoichi
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corp., 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
Yagishita Atsushi
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corp., 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
Akasaka Yasushi
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corp., 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
Arikado Tsunetoshi
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corp., 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
Nishinohara Kazumi
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corp., 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
Murakoshi Atsushi
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corp., 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
Saito Tomohiro
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corp., 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
関連論文
- Defects Induced by Carbon Contamination in Low-Temperature Epitaxial Silicon Films Grown with Monosilane
- Reduction of Accumulation Thickness in Metal Gate
- Surface Channel Metal Gate Complementary MOS with Light Counter Doping and Single Work Function Gate Electrode
- Sub-1.3 nm Amorphous Tantalum Pentoxide Gate Dielectrics for Damascene Metal Gate Transistors
- Sub 1.3nm Amorphous Ta_2O_5 Gate Dielectrics for Damascene Metal Gate Transistor
- Highly Uniform Low-Pressure Chemical Vapor Deposition (LP-CVD) of Si_3N_4 Film on Tungsten for Advanced Low-Resistivity "Polymetal" Gate Interconnects
- Plasma-Damage-Free Gate Process Using Chemical Mechanical Polishing for 0.1 μm MOSFETs
- Plasma Damage Free Gate Process Using CMP for 0.1um MOSFETs
- Ultrashallow Junction Formation for Sub-100nm Complementary Metal-Oxide-Semiconductor Field-Effect Transistor by Controlling Transient Enhanced Diffusion
- New Charge Control Technology by Stencil Mask Ion Implantation
- Low-Standby-Power Complementary Metal-Oxide-Semiconductor Transistors with TiN Single Gate on 1.8 nm Gate Oxide
- Novel Pb(Ti,Zr)O_3(PZT) Crystallization Technique Using Flash Lamp for Ferroelectric RAM (FeRAM) Embedded LSIs and One Transistor Type FeRAM Devices
- Novel PZT Crystallization Technique by Using Flash Lamp for FeRAM Embedded LSIs and 1Tr FeRAM Devices
- Reduction in PN Junction Leakage for Ni-silicided Small Si Islands by Using Thermal Conduction Heating with Stacked Hot Plates
- Low Leakage TiO_2 Gate Insulator Formed by Ultrathin TiN Deposition and Low-Temperature Oxidation
- Novel Elevated Source/Drain Technology for FinFET Overcoming Agglomeration and Facet Problems Utilizing Solid Phase Epitaxy
- 10-15nm Ultrashallow Junction Formation by Flash-Lamp Annealing
- Defects Induced by Carbon Contamination in Low-Temperature Epitaxial Silicon Films Grown with Monosilane
- Reduction in pn Junction Leakage for Ni-Silicided Small Si Islands by Using Improved Convection Annealing
- Work Function Modulation by Segregation of Indium through Tungsten Gate for Dual-Metal-Gate Complementary Metal Oxide Semiconductor Applications
- Surface Channel Metal Gate Complementary MOS with Light Counter Doping and Single Work Function Gate Electrode
- Systematic Investigation of Leakage Suppression by Pre-Silicide Implantation for CoSi2 Formation on Shallow n+/p Si Diodes
- Impact of Flash Lamp Annealing on 20-nm-Gate-Length Metal Oxide Silicon Field Effect Transistors