Defects Induced by Carbon Contamination in Low-Temperature Epitaxial Silicon Films Grown with Monosilane
スポンサーリンク
概要
- 論文の詳細を見る
The structures of the defects induced by carbon contamination in epitaxial silicon films grown with monosilane (SiH4) on silicon substrates were investigated. A new formation mechanism of defects associated with carbon in silicon epitaxial growth processes is proposed. The carbon contaminants were introduced prior to the growth by chemical vapor deposition (CVD), where the growth chamber was intentionally contaminated with organic materials. The carbon contaminant concentration was changed by adjusting the annealing conditions at temperatures ranging from 900°C to 1100°C. Silicon epitaxial films were grown by CVD at a temperature of 700°C. In this experiment, we found that pits were formed as dominant surface defects under the condition of a relatively low carbon concentration of less than $4.5\times 10^{13}$ cm-2, while mound defects were formed at a carbon concentration of more than $4.5\times 10^{13}$ cm-2. These defects can be explained by the formation of silicon carbide (SiC) islands resulting from the carbon contamination.
- 2005-03-15
著者
-
Uchitomi Naotaka
Department Of Electrical Engineering Nagaoka University Of Technology
-
Miyano Kiyotaka
Process & Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
Sato Tsutomu
Process & Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
MIZUSHIMA Ichiro
Process & Manufactruing Engineering Center, Semiconductor Company, Toshiba Corporation
-
Mizushima Ichiro
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation, 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
Miyano Kiyotaka
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation, 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
TSUNASHIMA Yoshitaka
Process & Manufactruing Engineering Center, Semiconductor Company, Toshiba Corporation
-
Arikado Tsunetoshi
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corp., 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
Arikado Tsunetoshi
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation, 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
Sato Shin'ya
Department of Electrical Engineering, Nagaoka University of Technology, 1603-1 Kamitomioka, Nagaoka 940-2188, Japan
-
Uchitomi Naotaka
Department of Electrical Engineering, Nagaoka University of Technology, 1603-1 Kamitomioka, Nagaoka 940-2188, Japan
-
Sato Tsutomu
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation, 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
関連論文
- Defects Induced by Carbon Contamination in Low-Temperature Epitaxial Silicon Films Grown with Monosilane
- Microstructural Observation of Si_Ge_x Thin Films Prepared by Pulsed Ion-Beam Evaporation
- Preparation of Polycrystalline Silicon Thin Films by Pulsed Ion-Beam Evaporation
- Preparation of Polycrystalline Silicon Thin Films by Pulsed Ion-Beam Evaporation
- Optical Characterization of Heavily Sn-Doped GaAs_Sb_x Epilayers Grown by Molecular Beam Epitaxy on (001) GaAs Substrates
- Fabrication of Silicon-on-Nothing Structure by Substrate Engineering Using the Empty-Space-in-Silicon Formation Technique
- Effects of Nitrogen Concentration and Post-treatment on Reliability of HfSiON Gate Dielectrics in Inversion States
- Low-Standby-Power Complementary Metal-Oxide-Semiconductor Transistors with TiN Single Gate on 1.8 nm Gate Oxide
- Novel Pb(Ti,Zr)O_3(PZT) Crystallization Technique Using Flash Lamp for Ferroelectric RAM (FeRAM) Embedded LSIs and One Transistor Type FeRAM Devices
- Novel PZT Crystallization Technique by Using Flash Lamp for FeRAM Embedded LSIs and 1Tr FeRAM Devices
- Micro-structure Transformation of Silicon : A Newly Developed Transformation Technology for Patternin Silicon Surfaces using the Surface Migration of Silico Atoms by Hydrogen Annealing
- Novel Elevated Source/Drain Technology for FinFET Overcoming Agglomeration and Facet Problems Utilizing Solid Phase Epitaxy
- Retarding Mechanism of Si Selective Epitaxial Growth on CMOS Structure due to Doped Arsenic in the Si Substrate
- Facet-Free Si Selective Epitaxial Growth Adaptable to Elevated Source/Drain MOSFETs with Narrow Shallow Trench Isolation
- Facet-Free Si Selective Epitaxial Growth Adaptable to Elevated Source/Drain MOSFETs with Narrow STI
- SOI/Bulk Hybrid Wafer Fabrication Process Using Selective Epitaxial Growth (SEG) Technique for High-End SoC Applications
- Three Dimensional Local Structure Analysis of ZnSnAs2:Mn by X-ray Fluorescence Holography
- 10-15nm Ultrashallow Junction Formation by Flash-Lamp Annealing
- Anomalous Hall Effect and Magnetoresistance in Mn-Doped ZnSnAs2 Epitaxial Film on InP Substrates
- Determination of Band Alignment of Hafnium Silicon Oxynitride/Silicon (HfSiON/Si) Structures using Electron Spectroscopy
- Formation of Ultrathin SiON Films on Si Substrates Having Different Orientations
- Electrotransport Properties of p-ZnSnAs2 Thin Films Grown by Molecular Beam Epitaxy on Semi-insulating (001) InP Substrates
- Defects Induced by Carbon Contamination in Low-Temperature Epitaxial Silicon Films Grown with Monosilane
- Performance and Reliability Improvement of HfSiON Field-Effect Transistor with Low Hafnium Concentration Cap Layer Formed by Metal Organic Chemical Vapor Deposition with Diethylsilane
- Surface Channel Metal Gate Complementary MOS with Light Counter Doping and Single Work Function Gate Electrode
- Characterization of GaSb/AlGaSb Multi-Quantum-Well Structures Grown on Si(001) Substrates
- Effects of Nitrogen Concentration and Post-treatment on Reliability of HfSiON Gate Dielectrics in Inversion States
- Room-Temperature Ferromagnetism in (Zn,Mn,Sn)As2 Thin Films Applicable to InP-Based Spintronic Devices
- SOI/Bulk Hybrid Wafer Fabrication Process Using Selective Epitaxial Growth (SEG) Technique for High-End SoC Applications