SOI/Bulk Hybrid Wafer Fabrication Process Using Selective Epitaxial Growth (SEG) Technique for High-End SoC Applications
スポンサーリンク
概要
- 論文の詳細を見る
The size of SiN region and the growth condition were investigated for the robust process of selective epitaxial growth for the fabrication of the silicon on insulator (SOI)/bulk hybrid wafer. Silicon nucleation on SiN layer was observed during the selective epitaxial growth process using SiH2Cl2/HCl/H2 mixture at 1000–1100°C. At the center of SiN region, the coverage of SiN region by nucleated silicon increases with the increase of growth rate of epitaxial silicon layer, deposition time and the size of SiN region. At the edge of SiN region, there are nucleation-free regions. Also, silicon nucleation on SiN layer has an incubation time. The incubation time increases with the decrease of the size of SiN region. The incubation time for SiN region which has rectangular shape is longer than that for SiN region of square shape which has the same area. Under the condition which has the same growth rate regardless of the deposition temperature, there is an optimum temperature for suppression of silicon nucleation on SiN layer. These facts mean that the size of the SiN cap layer of SOI region should be decided carefully for the fabrication of SOI/bulk hybrid wafer by the selective epitaxial growth method.
- INSTITUTE OF PURE AND APPLIED PHYSICSの論文
- 2003-04-15
著者
-
Miyano Kiyotaka
Process & Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
Nagano Hajime
Process & Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
YAMADA Takashi
System LSI Research & Development Center, Semiconductor Company, Toshiba Corporation
-
Sato Tsutomu
Process & Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
MIZUSHIMA Ichiro
Process & Manufactruing Engineering Center, Semiconductor Company, Toshiba Corporation
-
Miyano Kiyotaka
Process & Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation, 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
Nagano Hajime
Process & Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation, 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
関連論文
- Fabrication of Silicon-on-Nothing Structure by Substrate Engineering Using the Empty-Space-in-Silicon Formation Technique
- Micro-structure Transformation of Silicon : A Newly Developed Transformation Technology for Patternin Silicon Surfaces using the Surface Migration of Silico Atoms by Hydrogen Annealing
- Novel Elevated Source/Drain Technology for FinFET Overcoming Agglomeration and Facet Problems Utilizing Solid Phase Epitaxy
- Retarding Mechanism of Si Selective Epitaxial Growth on CMOS Structure due to Doped Arsenic in the Si Substrate
- Facet-Free Si Selective Epitaxial Growth Adaptable to Elevated Source/Drain MOSFETs with Narrow Shallow Trench Isolation
- Facet-Free Si Selective Epitaxial Growth Adaptable to Elevated Source/Drain MOSFETs with Narrow STI
- SOI/Bulk Hybrid Wafer Fabrication Process Using Selective Epitaxial Growth (SEG) Technique for High-End SoC Applications
- Formation of Ultrathin SiON Films on Si Substrates Having Different Orientations
- Defects Induced by Carbon Contamination in Low-Temperature Epitaxial Silicon Films Grown with Monosilane
- SOI/Bulk Hybrid Wafer Fabrication Process Using Selective Epitaxial Growth (SEG) Technique for High-End SoC Applications