Fabrication of Silicon-on-Nothing Structure by Substrate Engineering Using the Empty-Space-in-Silicon Formation Technique
スポンサーリンク
概要
- 論文の詳細を見る
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2004-01-15
著者
-
Taniguchi Shuichi
Process & Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
MIZUSHIMA Ichiro
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation
-
SATO Tsutomu
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation
-
TSUNASHIMA Yoshitaka
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation
-
HAYASHI Hisataka
Process & Manufacturing Engineering Center, Toshiba Corporation Semiconductor Company
-
SATO Tsutonmu
Process & Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation
-
TAKENAKA Keiichi
Process & Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation
-
SHIMONISHI Satoshi
Process & Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation
-
HATANO Masayuki
Process & Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation
-
SUGIHARA Kazuyoshi
Process & Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation
-
Sugihara Kazuyoshi
Process & Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
Mizushima Ichiro
Process & Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
Tsunashima Yoshitaka
Process & Manufacturing Center Semiconductor Company Toshiba Corporation
-
Tsunashima Yoshitaka
Process & Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
Sato Tsutonmu
Process & Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
Takenaka K
Process & Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
Hatano M
Process & Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
Shimonishi Satoshi
Process & Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
Hayashi Hisataka
Process & Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
Sato Tsutomu
Process & Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
MIZUSHIMA Ichiro
Process & Manufactruing Engineering Center, Semiconductor Company, Toshiba Corporation
-
TSUNASHIMA Yoshitaka
Process & Manufactruing Engineering Center, Semiconductor Company, Toshiba Corporation
関連論文
- Highly Selective Si_3N_4/SiOC Etching Using Dual Frequency Superimposed RF Capacitively Coupled Plasma
- Defects Induced by Carbon Contamination in Low-Temperature Epitaxial Silicon Films Grown with Monosilane
- Sub-1.3 nm Amorphous Tantalum Pentoxide Gate Dielectrics for Damascene Metal Gate Transistors
- Sub 1.3nm Amorphous Ta_2O_5 Gate Dielectrics for Damascene Metal Gate Transistor
- A New Stacked-Mask Process Utilizing Spun-on Carbon Film for Sub-130-nm Etching
- Fabrication of Silicon-on-Nothing Structure by Substrate Engineering Using the Empty-Space-in-Silicon Formation Technique
- Edge Roughness Study of Chemically Amplified Resist in Low-Energy Electron-Beam Lithography Using Computer Simulation
- New Charge Control Technology by Stencil Mask Ion Implantation
- Effects of Nitrogen Concentration and Post-treatment on Reliability of HfSiON Gate Dielectrics in Inversion States
- Low-Standby-Power Complementary Metal-Oxide-Semiconductor Transistors with TiN Single Gate on 1.8 nm Gate Oxide
- Micro-structure Transformation of Silicon : A Newly Developed Transformation Technology for Patternin Silicon Surfaces using the Surface Migration of Silico Atoms by Hydrogen Annealing
- Mechanism of Defect Formation during Low-Temperature Si Epitaxy on Clean Si Substrate
- Dominant Factor for the Concentration of Phosphorus Introduced by Vapor Phase Doping (VPD)
- Dominant Factor for the Concentration of Phosphorus Introduced by Vapor Phase Doping
- Determination of Band Alignment of Hafnium Silicon Oxynitride/Silicon (HfSiON/Si) Structures using Electron Spectroscopy
- Novel Elevated Source/Drain Technology for FinFET Overcoming Agglomeration and Facet Problems Utilizing Solid Phase Epitaxy
- Retarding Mechanism of Si Selective Epitaxial Growth on CMOS Structure due to Doped Arsenic in the Si Substrate
- Facet-Free Si Selective Epitaxial Growth Adaptable to Elevated Source/Drain MOSFETs with Narrow Shallow Trench Isolation
- Facet-Free Si Selective Epitaxial Growth Adaptable to Elevated Source/Drain MOSFETs with Narrow STI
- Application of Electron Beam Cured Spin-On Glass to Trilevel Resist System for Deep and Vacuum Ultraviolet Lithography
- SOI/Bulk Hybrid Wafer Fabrication Process Using Selective Epitaxial Growth (SEG) Technique for High-End SoC Applications
- Determination of Band Alignment of Hafnium Silicon Oxynitride/Silicon (HfSiON/Si) Structures using Electron Spectroscopy
- Formation of Ultrathin SiON Films on Si Substrates Having Different Orientations
- Sub-45 nm SiO2 Etching with Stacked-Mask Process Using High-Bias-Frequency Dual-Frequency-Superimposed RF Capacitively Coupled Plasma
- Highly Selective Si3N4/SiOC Etching Using Dual Frequency Superimposed RF Capacitively Coupled Plasma
- Dual-Frequency Superimposed RF Capacitive-Coupled Plasma Etch Process
- Organic Film Reactive Ion Etching Using 100 MHz rf Capacitive Coupled Plasma
- Defects Induced by Carbon Contamination in Low-Temperature Epitaxial Silicon Films Grown with Monosilane
- Sub-55 nm Etch Process Using Stacked-Mask Process
- A New Stacked-Mask Process Utilizing Spun-on Carbon Film for Sub-130-nm Etching
- Performance and Reliability Improvement of HfSiON Field-Effect Transistor with Low Hafnium Concentration Cap Layer Formed by Metal Organic Chemical Vapor Deposition with Diethylsilane
- Application of Electron Beam Cured Spin-On Glass to Trilevel Resist System for Deep and Vacuum Ultraviolet Lithography
- Effects of Nitrogen Concentration and Post-treatment on Reliability of HfSiON Gate Dielectrics in Inversion States
- SOI/Bulk Hybrid Wafer Fabrication Process Using Selective Epitaxial Growth (SEG) Technique for High-End SoC Applications