Dual-Frequency Superimposed RF Capacitive-Coupled Plasma Etch Process
スポンサーリンク
概要
- 論文の詳細を見る
A dual-frequency superimposed (DFS) 100 MHz and 3.2 MHz rf capacitive-coupled plasma etch process for sub-90 nm devices has been developed. The electron density of DFS reactive ion etching (RIE) plasma at 40 mTorr was controlled from $4.0\times 10^{10}$ to $3.6\times 10^{11}$ cm-3 by adjusting the 100 MHz rf power, and the self-bias voltage ($-V_{\text{dc}}$) was controlled from 20 to 760 V by adjusting the superimposed 3.2 MHz rf power. DFS RIE demonstrated independent control of electron density and self-bias voltage in a wide range. In the damascene etch process of SiOC film using Si3N4 as an etch mask, it was found that mask edge erosion is dependent on ion energy regardless of the selectivity of SiOC to Si3N4. DFS RIE offers the most suitable process for damascene etching of SiOC, which requires precise ion energy control.
- 2005-08-15
著者
-
Kojima Akihiro
Process And Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
HAYASHI Hisataka
Process & Manufacturing Engineering Center, Toshiba Corporation Semiconductor Company
-
OHIWA Tokuhisa
Process & Manufacturing Engineering Center, Toshiba Corporation Semiconductor Company
-
Takase Akihiro
Process And Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
SAKAI Itsuko
Process and Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation
-
Nishiwaki Junya
Process And Manufacturing Engineering Center Semiconductor Company Toshiba Corporation
-
Nishiwaki Junya
Process and Manufacturing Engineering Center, Toshiba Corporation Semiconductor Company, 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
Yashiro Jun
Etch Systems B. U. Tokyo Electron AT Ltd., 2381-1 Kitagejo, Fujii-cho, Nirasaki, Yamanashi 407-8511, Japan
-
Ohmura Mitsuhiro
Process and Manufacturing Engineering Center, Toshiba Corporation Semiconductor Company, 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
Matsushita Takaya
Process and Manufacturing Engineering Center, Toshiba Corporation Semiconductor Company, 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
Shinomiya Eiichiro
Process and Manufacturing Engineering Center, Toshiba Corporation Semiconductor Company, 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
Himori Shinji
Etch Systems B. U. Tokyo Electron AT Ltd., 2381-1 Kitagejo, Fujii-cho, Nirasaki, Yamanashi 407-8511, Japan
-
Nagaseki Kazuya
Etch Systems B. U. Tokyo Electron AT Ltd., 2381-1 Kitagejo, Fujii-cho, Nirasaki, Yamanashi 407-8511, Japan
-
Shinomiya Eiichiro
Process & Manufacturing Engineering Center, Toshiba Corporation Semiconductor Company, 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
Sakai Itsuko
Process and Manufacturing Engineering Center, Toshiba Corporation Semiconductor Company, 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
Sakai Itsuko
Process & Manufacturing Engineering Center, Toshiba Corporation Semiconductor Company, 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
Hayashi Hisataka
Process and Manufacturing Engineering Center, Toshiba Corporation Semiconductor Company, 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
Takase Akihiro
Process and Manufacturing Engineering Center, Toshiba Corporation Semiconductor Company, 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
-
Kojima Akihiro
Process & Manufacturing Engineering Center, Toshiba Corporation Semiconductor Company, 8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan
関連論文
- Highly Selective Si_3N_4/SiOC Etching Using Dual Frequency Superimposed RF Capacitively Coupled Plasma
- A New Stacked-Mask Process Utilizing Spun-on Carbon Film for Sub-130-nm Etching
- Mechanism of Etch Stop in High Aspect-Ratio Contact Hole Etching
- Fabrication of Silicon-on-Nothing Structure by Substrate Engineering Using the Empty-Space-in-Silicon Formation Technique
- Application of Electron Beam Cured Spin-On Glass to Trilevel Resist System for Deep and Vacuum Ultraviolet Lithography
- Sub-45 nm SiO2 Etching with Stacked-Mask Process Using High-Bias-Frequency Dual-Frequency-Superimposed RF Capacitively Coupled Plasma
- Highly Selective Si3N4/SiOC Etching Using Dual Frequency Superimposed RF Capacitively Coupled Plasma
- Dual-Frequency Superimposed RF Capacitive-Coupled Plasma Etch Process
- Organic Film Reactive Ion Etching Using 100 MHz rf Capacitive Coupled Plasma
- Sub-55 nm Etch Process Using Stacked-Mask Process
- A New Stacked-Mask Process Utilizing Spun-on Carbon Film for Sub-130-nm Etching
- Application of Electron Beam Cured Spin-On Glass to Trilevel Resist System for Deep and Vacuum Ultraviolet Lithography