A CMOS Temperature Sensor Circuit(Integrated Electronics)
スポンサーリンク
概要
- 論文の詳細を見る
A supply voltage (V_<DD>) independent temperature sensor circuit, which can be realized by the optimum combination of three current modes of n-MOSFETs including the subthreshold current using the feedback scheme from the temperature dependent voltage (V_<TD>) output to the gates of three n-MOSFETs, was proposed and fabricated by a standard 1.2μm n-well CMOS process. The circuit consists of only 17 MOSFETs without high resistors resulting in a small die area of 0.18mm^2. The temperature coefficient TC of the sensor circuit can be controlled by the channel length ratio L_41/L_3 of two n-MOSFETs. The average temperature sensor voltage V_<TS> and its typical TC are 1.77V at V_<DD>=5.0V (20℃) and 5.1mV/℃ for V_<DD>=5.0±1.0V in the temperature range of -20-100℃ in case of L_4/L_3=9, respectively.
- 社団法人電子情報通信学会の論文
- 2007-04-01
著者
-
MATSUDA Toshihiro
Department of Information Systems Engineering, Toyama Prefectural University
-
IWATA Hideyuki
Department of Information Systems Engineering, Toyama Prefectural University
-
KOMOKU Kiyotaka
Department of Communication Engineering, Okayama Prefectural University
-
MORISHITA Takayuki
Department of Communication Engineering, Okayama Prefectural University
-
OHZONE Takashi
Dawn Enterprise Co., LTD.
-
Matsuda T
Department Of Information Systems Engineering Toyama Prefectural University
-
OHZONE Takashi
Department of Communication Engineering, Okayama Prefectural University
-
SADAMOTO Tatsuaki
Department of Communication Engineering, Okayama Prefectural University
-
Matsuda Toshihiro
Department Of Information Systems Engineering Toyama Prefectural University
-
Matsuda T
Department Of Electronics And Informatics Toyama Prefectural University
-
Morishita Takayuki
Department Of Communication Engineering Okayama Prefectural University
-
Ohzone T
Dawn Enterprise Co. Ltd.
-
Ohzone Takashi
Department Of Communication Engineering Okayama Prefectural University
-
Iwata H
Department Of Information Systems Engineering Toyama Prefectural University
-
Iwata Hideyuki
Department Of Electronics And Informatics Toyama Prefectural University
-
Komoku Kiyotaka
Department Of Communication Engineering Okayama Prefectural University
-
Sadamoto Tatsuaki
Department Of Communication Engineering Okayama Prefectural University
-
Matsuda Toshihiro
Department of Electronics and Informatics, Toyama Prefectural University
関連論文
- Current-Voltage Hysteresis Characteristics in MOS Capacitors with Si-Implanted Oxide
- Symptomatic Chiari Malformation and Associated Pathophysiology in Pediatric and Adult Patients without Myelodysplasia
- A Test Structure for Asymmetry and Orientation Dependence Analysis of CMOSFETs
- A CMOS Temperature Sensor Circuit(Integrated Electronics)
- A Test Structure to Analyze Electrical CMOSFET Reliabilities between Center and Edge along the Channel Width(Semiconductor Materials and Devices)
- A Test Structure to Analyze Highly-Doped-Drain and Lightly-Doped-Drain in CMOSFET(Semiconductor Materials and Devices)
- An Accurate and Computationally Efficient Method for Device Simulation with Scattering in Nanoscale Double-Gate Metal-Oxide-Semiconductor Transistors
- Electroluminescence from MOS Capacitors with Si Implanted Oxide on p-type and n-type Si Substrate
- A Temperature and Supply Voltage Independent CMOS Voltage Reference Circuit(Integrated Electronics)
- A Test Structure for Two-Dimensional Analysis of MOSFETs by Hot-Carrier-Induced Photoemission(Microelectronic Test Structures)
- Impact of Image and Exchange-Correlation Effects on Ballistic Electron Transport in Nanoscale Double-Gate Metal-Oxide-Semiconductor Transistors
- Quantum-Mechanical Simulation of Counter Doped Channel Metal-Oxide-Semiconductor Field-Effect Transistors with Single Work Function Metal Gate
- Visible Electroluminescence from MOS Capacitors with Si-Implanted SiO_2(Special Issue on Electronic Displays)
- Quantum-Mechanical Simulation of Gate Tunneling Current in Accumulated n-Channel Metal-Oxide-Semiconductor Devices with n^+-Polysilicon Gates
- A New Test Structure for Precise Location Measurement of Hot-Carrier-Induced Photoemission Peak in Subquarter-Micron MOSFETs(Special Issue on Microelectronic Test Structures)
- A Study on Hot-Carrier-Induced Photoemission in n-MOSFETs (Special Issue on Microelectronic Test Structures)
- EXAGGERATED CENTRAL CARDIOVASCULAR RESPONSES TO ANGIOTENSIN II AND RENIN AND INHIBITION BY ORAL TAURINE IN SPONTANEOUSLY HYPERTENSIVE RATS
- Current-Voltage Hysteresis Characteristics in MOS Capacitors with Si-Implanted Oxide
- A Test Structure for Asymmetry and Orientation Dependence Analysis of CMOSFETs
- Numerical Simulation for ICRF Minority-Ion Heating in a Tokamak
- A New Method for Analyzing an Anisotropic Velocity Distribution in ICRF-Heated Plasmas
- Temperature Dependence of Single Event Charge Collection in SOI MOSFETs by Simulation Approach (Special Issue on SOI Devices and Their Process Technologies)
- Self-Consistent Calculations of Performance Parameters in Highly Doped Silicon-on-Insulator Metal-Oxide-Semiconductor Field-Effect Transistors : Semiconductors
- Fully Quantum-Mechanical Calculation of Gate Tunneling Current in Ultrathin Silicon-on-Insulator Metal-Oxide-Semiconductor Devices : Semiconductors
- Photocarrier Generation Rate Model of Textured Silicon Solar Cells
- Transport Equations for Homogeneous and Variable-Composition Semiconductor Devices at Low Temperature
- Impact of Surface Band Bending at the Rear Si-SiO_2 Interface on Conversion Efficiency of Rear Locally-Contacted Silicon Solar Cells
- Reduction of A Surge-Pulse by A New CMOS-type Diode
- The Influence of Megnetic Plugging on RF Plasma Density
- A Two-Dimensional Analysis of Hot-Carrier Photoemission from LOCOS and Trench-Isolated MOSFETs
- Fully Quantum-Mechanical Calculation of Hole Direct Tunneling Current in Ultrathin Gate Oxide p-Channel Metal-Oxide-Semiconductor Devices
- TCP Congestion Control with ACK-Pacing for Vertical Handover(Network)
- Network Supported Bandwidth Control for TCP in Hierarchical Mobile Internet(Internet)
- Mismatch of Packet Recovery Mechanisms for Bit Error and Handover in Wireless TCP(TCP)(Networking Technologies for Mobile Internet Systems)
- Numerical Simulation of Silicon-on-Insulator Thin-Film Solar Cells
- C-V and I-V Characteristics of a MOSFET with Si-Implanted Gate-SiO_2
- Quantitative SNP-Detection Method for Estimating HIV-1 Replicative Fitness : Application to Protease Inhibitor-Resistant Viruses
- Wiener-Hopf Analysis of the Diffraction by an Impedance Wedge : The Case of E Polarization
- Prevalence of Infection and Genotypes of GBV-C/HGV among Homosexual Men
- Electrical Characteristics of n- and p-MOSFETs with Gates Crossing Source/Drain Regions at 90゜and 45゜ (Special Issue on Microelectronic Test Structure)
- Two-Dimensional Self-Consistent Calculation of Gate Direct Tunneling Current in Metal-Oxide-Semiconductor Transistors
- Green Electroluminescence from Metal–Oxide–Semiconductor Devices Fabricated by Spin Coating of Terbium Organic Compounds on Silicon
- Green/Red Electroluminescence from Metal--Oxide--Semiconductor Devices Fabricated by Spin-Coating of Rare-Earth Organic Compounds on Silicon
- An Accurate and Computationally Efficient Method for Device Simulation with Scattering in Nanoscale Double-Gate Metal–Oxide–Semiconductor Transistors
- Two-Dimensional Self-Consistent Calculation of Gate Direct Tunneling Current in Metal–Oxide–Semiconductor Transistors
- Impact of Surface Band Bending at the Rear Si–SiO2 Interface on Conversion Efficiency of Rear Locally-Contacted Silicon Solar Cells