Device Design Consideration for $V_{\text{th}}$-Controllable Four-Terminal Double-Gate Metal-Oxide-Semiconductor Field-Effect Transistor
スポンサーリンク
概要
- 論文の詳細を見る
The optimum device design for a threshold-voltage ($V_{\text{th}}$)-controllable four-terminal double-gate metal-oxide-semiconductor field-effect transistor (4T-DGFET) has been investigated by device simulation. The effects of the device parameters, e.g., workfunction ($\phi_{\text{m}}$) of the double gate, gate oxide thickness ($T_{\text{ox}}$), effective gate length ($L_{\text{eff}}$), and the range of the second gate voltage ($V_{\text{g2}}$) on 4T-DGFET performance have been systematically examined. Simulation results show that lowering $\phi_{\text{ms}}$ and increasing the second gate oxide thickness ($T_{\text{ox2}}$) are preferable for the improvement of 4T-DGFET performance. The short channel effects (SCEs) for the 4T-DGFET have also been investigated in terms of $V_{\text{th}}$ roll-off, degradation in subthreshold slope ($S$) and back-gate-effect factor ($\gamma$). It is shown that all the SCEs become severer with increasing $T_{\text{ox2}}$. As a result, in the case of the ultrashort $L_{\text{eff}}$ regime, a thick $T_{\text{ox2}}$ is not so preferable. In particular, under the limited $V_{\text{g2}}$ condition, a thin $T_{\text{ox2}}$ is advantageous for enhancing the drive current due to the high $V_{\text{th}}$ controllability and SCE immunity.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2005-04-15
著者
-
Sakamoto Kunihiro
Nanoelectronics Research Institute National Institute Of Advanced Industrial Science And Technology
-
Masahara Meishoku
Nanoelectronics Research Institute National Institute Of Advanced Industrial Science And Technology
-
Sekigawa Toshihiro
Nanoelectronices Research Institute National Institute Of Advanced Science And Technology (aist)
-
Suzuki Eiichi
Nanoelectronics Research Institute National Institute Of Advanced Industrial Science And Technology
-
Liu Yongxun
Nanoelectronics Research Institute National Institute Of Advanced Industrial Science And Technology
-
Matsukawa Takashi
Nanoelectronics Research Institute Aist
-
Endo Kazuhiko
Nanoelectronics Research Institute National Institute Of Advanced Industrial Science And Technology (aist)
-
Masahara Meishoku
Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology (AIST), 1-1-1 Umezono, Tsukuba, Ibaraki 305-8568, Japan
-
Liu Yongxun
Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology (AIST), 1-1-1 Umezono, Tsukuba, Ibaraki 305-8568, Japan
-
Suzuki Eiichi
Nanoelectronics Research Institute (NeRI), National Institute of Advanced Industrial Science and Technology (AIST), Tsukuba Central2, 1-1-1 Umezono, Tsukuba, Ibaraki 305-8568, Japan
-
Sekigawa Toshihiro
Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology (AIST), 1-1-1 Umezono, Tsukuba, Ibaraki 305-8568, Japan
関連論文
- Enhancing Noise Margins of Fin-Type Field Effect Transistor Static Random Access Memory Cell by Using Threshold Voltage-Controllable Flexible-Pass-Gates
- Fabrication of a Vertical-Channel Double-Gate Metal-Oxide-Semiconductor Field-Effect Transistor Using a Neutral Beam Etching
- FinFET-Based Flex-Vth SRAM Design for Drastic Standby-Leakage-Current Reduction
- Fabrication of ultrathin Si Channel Wall For Vertical Double-Gate Metal-Oxide-Semiconductor Field-Effect Transistor (DG MOSFET) by Using Ion-Bombardment-Retarded Etching (IBRE)
- Vertical Ultrathin-channel Multi-gate MOSFETs (MuGFETs) : Technological Challenges and Future Developments
- Investigation of N-Channel Triple-Gate MOSFETs on (100) SOI Substrate
- Device Design Consideration for V_-Controllable Four-Terminal Double-Gate Metal-Oxide-Semiconductor Field-Effect Transistor
- Behaviors of surfactant atoms on Si(001) surface
- Optimization of the Body Bias Voltage Set (BBVS) for Flex Power FPGA(Reconfigurable Device and Design Tools,Reconfigurable Systems)
- Preliminary Evaluation of Flex Power FPGA : A Power Reconfigurable Architecture with Fine Granularity(Recornfigurable Systems)(Reconfigurable Systems)
- Mechanism of Tungsten Plug Corrosion during Chemical Stripping Process : Scanning Maxwell-Stress Microscopy and Electrochemical Potentiometry Studies
- Demonstration of Dopant Profiling in Ultrathin Channels of Vertical-Type Double-Gate Metal-Oxide-Semiconductor Field-Effect-Transistor by Scanning Nonlinear Dielectric Microscopy
- Interface Reaction of a Silicon Substrate and Lanthanum Oxide Films Depositedby Metalorganic Chemical Vapor Deposition : Semiconductors
- Fabrication of ultrathin Si Channel Wall For Vertical Double-Gate Metal-Oxide-Semiconductor Field-Effect Transistor (DG MOSFET) by Using Ion-Bombardment-Retarded Etching (IBRE)
- Novel Process for Vertical Double-Gate (DG) Metal-Oxide-Semiconductor Field-Effect-Transistor (MOSFET) Fabrication
- A 0.7-V Opamp in Scaled Low-Standby-Power FinFET Technology
- High-Frequency Precise Characterization of Intrinsic FinFET Channel
- A 0.7-V Opamp in Scaled Low-Standby-Power FinFET Technology
- Device Design Consideration for $V_{\text{th}}$-Controllable Four-Terminal Double-Gate Metal-Oxide-Semiconductor Field-Effect Transistor
- Dual-Metal-Gate Transistors with Symmetrical Threshold Voltages Using Work-Function-Tuned Ta/Mo Bilayer Metal Gates
- Ta/Mo Stack Dual Metal Gate Technology Applicable to Gate-First Processes
- P-Channel Vertical Double-Gate MOSFET Fabricated by Utilizing Ion-Bombardment-Retarded Etching Processs
- Demonstration and Analysis of Accumulation-Mode Double-Gate Metal–Oxide–Semiconductor Field-Effect Transistor
- A Novel Process for Fabrication of Gated Silicon Field Emitter Array Taking Advantage of Ion Bombardment Retarded Etching
- Programmable Conductivity of Silicon Nanowires with Side Gates by Surface Charging
- Electrical Properties of Ruthenium/Metalorganic Chemical Vapor Deposited La-Oxide/Si Field Effect Transistors
- Atomic Layer Deposition of SiO
- Atomic Layer Deposition of SiO₂ for the Performance Enhancement of Fin Field Effect Transistors