A 0.7-V Opamp in Scaled Low-Standby-Power FinFET Technology
スポンサーリンク
概要
- 論文の詳細を見る
This paper demonstrates a FinFET operational amplifier (opamp), which is suitable to be integrated with digital circuits in a scaled low-standby-power (LSTP) technology and operates at extremely low voltage. The opamp is consisting of an adaptive threshold-voltage (Vt) differential pair and a low-voltage source follower using independent-double-gate- (IDG-) FinFETs. These two components enable the opamp to extend the common-mode voltage range (CMR) below the nominal Vt even if the supply voltage is less than 1.0V. The opamp was implemented by our FinFET technology co-integrating common-DG- (CDG-) and IDG-FinFETs. More than 40-dB DC gain and 1-MHz gain-bandwidth product in the 500-mV-wide input CMR at the supply voltage of 0.7V was estimated with SPICE simulation. The fabricated chip successfully demonstrated the 0.7-V operation with the 480-mV-wide CMR, even though the nominal Vt was 400mV.
著者
-
Ishikawa Yuki
Nanoelectronics Research Institute National Institute Of Advanced Industrial Science And Technology
-
Yamauchi Hiromi
Nanoelectronics Research Institute National Institute Of Advanced Industrial Science And Technology
-
Sakamoto Kunihiro
Nanoelectronics Research Institute National Institute Of Advanced Industrial Science And Technology
-
Masahara Meishoku
Nanoelectronics Research Institute National Institute Of Advanced Industrial Science And Technology
-
Sekigawa Toshihiro
Nanoelectronices Research Institute National Institute Of Advanced Science And Technology (aist)
-
Liu Yongxun
Nanoelectronics Research Institute National Institute Of Advanced Industrial Science And Technology
-
Koike Hanpei
Nanoelectronices Research Institute National Institute Of Advanced Science And Technology (aist)
-
Tsukada Junichi
Nanoelectronics Research Institute National Institute Of Advanced Industrial Science And Technology
-
Matsukawa Takashi
Nanoelectronics Research Institute Aist
-
Nakagawa Tadashi
Nanoelectronics Research Institute National Institute Of Advanced Industrial Science And Technology (aist)
-
Endo Kazuhiko
Nanoelectronics Research Institute National Institute Of Advanced Industrial Science And Technology (aist)
-
TSUKADA Junichi
Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology (AIST)
-
Nakagawa Tadashi
Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology (AIST)
-
KOIKE Hanpei
Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology (AIST)
-
SEKIGAWA Toshihiro
Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology (AIST)
関連論文
- Enhancing Noise Margins of Fin-Type Field Effect Transistor Static Random Access Memory Cell by Using Threshold Voltage-Controllable Flexible-Pass-Gates
- New Fabrication Technology of Fin Field Effect Transistors Using Neutral-Beam Etching
- Fabrication of a Vertical-Channel Double-Gate Metal-Oxide-Semiconductor Field-Effect Transistor Using a Neutral Beam Etching
- FinFET-Based Flex-Vth SRAM Design for Drastic Standby-Leakage-Current Reduction
- Fabrication of ultrathin Si Channel Wall For Vertical Double-Gate Metal-Oxide-Semiconductor Field-Effect Transistor (DG MOSFET) by Using Ion-Bombardment-Retarded Etching (IBRE)
- Investigation of N-Channel Triple-Gate MOSFETs on (100) SOI Substrate
- Device Design Consideration for V_-Controllable Four-Terminal Double-Gate Metal-Oxide-Semiconductor Field-Effect Transistor
- Behaviors of surfactant atoms on Si(001) surface
- Optimization of the Body Bias Voltage Set (BBVS) for Flex Power FPGA(Reconfigurable Device and Design Tools,Reconfigurable Systems)
- Preliminary Evaluation of Flex Power FPGA : A Power Reconfigurable Architecture with Fine Granularity(Recornfigurable Systems)(Reconfigurable Systems)
- Mechanism of Tungsten Plug Corrosion during Chemical Stripping Process : Scanning Maxwell-Stress Microscopy and Electrochemical Potentiometry Studies
- Demonstration of Dopant Profiling in Ultrathin Channels of Vertical-Type Double-Gate Metal-Oxide-Semiconductor Field-Effect-Transistor by Scanning Nonlinear Dielectric Microscopy
- Fabrication of ultrathin Si Channel Wall For Vertical Double-Gate Metal-Oxide-Semiconductor Field-Effect Transistor (DG MOSFET) by Using Ion-Bombardment-Retarded Etching (IBRE)
- Novel Process for Vertical Double-Gate (DG) Metal-Oxide-Semiconductor Field-Effect-Transistor (MOSFET) Fabrication
- A 0.7-V Opamp in Scaled Low-Standby-Power FinFET Technology
- High-Frequency Precise Characterization of Intrinsic FinFET Channel
- A 0.7-V Opamp in Scaled Low-Standby-Power FinFET Technology
- Device Design Consideration for $V_{\text{th}}$-Controllable Four-Terminal Double-Gate Metal-Oxide-Semiconductor Field-Effect Transistor
- Dual-Metal-Gate Transistors with Symmetrical Threshold Voltages Using Work-Function-Tuned Ta/Mo Bilayer Metal Gates
- Ta/Mo Stack Dual Metal Gate Technology Applicable to Gate-First Processes
- P-Channel Vertical Double-Gate MOSFET Fabricated by Utilizing Ion-Bombardment-Retarded Etching Processs
- Demonstration and Analysis of Accumulation-Mode Double-Gate Metal–Oxide–Semiconductor Field-Effect Transistor
- A Novel Process for Fabrication of Gated Silicon Field Emitter Array Taking Advantage of Ion Bombardment Retarded Etching
- Programmable Conductivity of Silicon Nanowires with Side Gates by Surface Charging
- Atomic Layer Deposition of SiO
- Atomic Layer Deposition of SiO₂ for the Performance Enhancement of Fin Field Effect Transistors