Testing Core-Based System-on-a-Chip Designs
スポンサーリンク
概要
- 論文の詳細を見る
This paper reviews a general strategy for testing core-based system-on-a-chip designs. The strategy includes isolating cores from each other to reduce total test complexity, using the best method for testing each individual core, and starting test development for a core early in its design flow. This paper can help design engineers better understand test issues in order to make SoC development successful.
- 日本信頼性学会の論文
- 2001-05-29
著者
-
WEN Xiaoqing
Kyushu Institute of Technology
-
Saluja Kewal
Department Of Electrical And Computer Engineering University Of Wisconsin-madison
-
Saluja Kewal
Univ. Wisconsin‐madison Usa
-
Wen Xiaoqing
Faculty Of Computer Science And Systems Engineering Kyushu Institute Of Technology
-
Kinoshita Kozo
Faculty Of Informatics Osaka Gakuin University
-
Xiaoqing Wen
Department Of Information Engineering Mining College Akita University
関連論文
- 組合せ回路および順序回路に対する診断用テスト圧縮法(LSIシステムの実装・モジュール化・インタフェース技術, テスト技術)
- High Launch Switching Activity Reduction in At-Speed Scan Testing Using CTX: A Clock-Gating-Based Test Relaxation and X-Filling Scheme
- Compression/Scan Co-design for Reducing Test Data Volume, Scan-in Power Dissipation, and Test Application Time(Dependable Computing)
- Wrapper Scan Chains Design for Rapid and Low Power Testing of Embedded Cores(Dependable Computing)
- 組合せ回路および順序回路に対する診断用テスト圧縮法(LSIシステムの実装・モジュール化・インタフェース技術, テスト技術)
- トランジスタ短絡故障モデルにおける等価故障解析について
- High Launch Switching Activity Reduction in At-Speed Scan Testing Using CTX : A Clock-Gating-Based Test Relaxation and X-Filling Scheme
- Addressing Defect Coverage through Generating Test Vectors for Transistor Defects
- Maximizing Stuck-Open Fault Coverage Using Stuck-at Test Vectors
- Fault Simulation and Test Generation for Transistor Shorts Using Stuck-at Test Tools
- 完全故障検出効率を保証するレジスタ転送レベルデータパスの非スキャンテスト容易化設計法
- A Study of Capture-Safe Test Generation Flow for At-Speed Testing
- On Detection of Bridge Defects with Stuck-at Tests
- A Novel Per-Test Fault Diagnosis Method Based on the Extended X-Fault Model for Deep-Submicron LSI Circuits
- Throughput Analysis of ARQ Schemes in Dialogue Communication over Half-Duplex Line
- Traffic Analysis of the Stop-and-Wait ARQ over a Markov Error Channel
- Channel-Grouping Methods on Go-Back-N ARQ Scheme in Multiple-Parallel-Channel System
- A Novel ATPG Method for Capture Power Reduction during Scan Testing(Dependable Computing)
- A Per-Test Fault Diagnosis Method Based on the X-Fault Model(Dependable Computing)
- A New Method for Low-Capture-Power Test Generation for Scan Testing(Dependable Computing)
- On Design for I_-Based Diagnosability of CMOS Circuits Using Multiple Power Supplies(Computer Components)
- An Alternative Test Generation for Path Delay Faults by Using N_i-Detection Test Sets(Test)(Dependable Computing)
- An Alternative Test Generation for Path Delay Faults by Using N_i-Detection Test Sets
- Diagnosing Crosstalk Faults in Sequential Circuits Using Fault Simulation(Special Issue on Test and Verification of VLSI)
- Testing Core-Based System-on-a-Chip Designs
- Compaction of Test Vectors for IDDQ Testing of Sequential Circuits
- Transistor Leakage Fault Diagnosis for CMOS Circuits(Special Issue on Test and Diagnosis of VLSI)
- Transistor Leakage Fault Diagnosis with I_DDQ and Logic Information
- 順序回路のブリッジ故障に対するIDDQテストのための静的なテスト系列圧縮法 (テストと設計検証論文特集)
- 順序回路に対するIDDQテスト時間短縮について
- 順序回路に対するIDDQテスト時間短縮について
- 順序回路に対するIDDQテスト時間短縮について
- ランダムアクセススキャン : テスト時消費電力,テストデータ量,テスト時開削減法(VLSI設計とテスト)
- Testing of k-FR Circuits under Highly Observable Condition
- Efficient Methods for Guided-Probe Diagnosis (Special Issue on VLSI Testing and Testable Design)
- Synthesis of Testable Sequential Circuits with Reduced Checking Sequences (Special Issue on VLSI Testing and Testable Design)
- Reduction of the Target Fault List and Fault Simulation Method for Crosstalk Faults in Clock-Delayed Domino Circuits(Special Issue on Test and Verification of VLSI)
- IDDQ Test Time Reduction by High Speed Charging of Load Capacitors of CMOS Logic Gates(Special Issue on Test and Verification of VLSI)
- 完全故障検出効率を保証するレジスタ転送レベルデータパスの非スキャンテスト容易化設計法
- On Delay Test Quality for Test Cubes
- A GA-Based X-Filling for Reducing Launch Switching Activity toward Specific Objectives in At-Speed Scan Testing
- Distribution-Controlled X-Identification for Effective Reduction of Launch-Induced IR-Drop in At-Speed Scan Testing
- A Capture-Safety Checking Metric Based on Transition-Time-Relation for At-Speed Scan Testing
- Estimation of Delay Test Quality and Its Application to Test Generation