Reduction of the Target Fault List and Fault Simulation Method for Crosstalk Faults in Clock-Delayed Domino Circuits(Special Issue on Test and Verification of VLSI)
スポンサーリンク
概要
- 論文の詳細を見る
In recent years, the domino logic has received much attention as a design technique of high-speed circuits. However, in the case of standard domino logic, only non-inverting functions are allowed. Then, the clock-delayed (CD) domino logic that provides any logic function is proposed in order to overcome such domino's drawback. In addition, domino circuits are more sensitive to circuit noise compared with static CMOS circuits. In particular, crosstalk causes critical problems. Therefore, we focus our attention on crosstalk faults in CD domino circuits. However, in CD domino circuits, there are faults that don't propagate faulty values to any primary output even though crosstalk pulses are generated. Then, we remove such faults from the target fault list by considering structures of CD domino circuits, and perform a fault simulation for the reduced target fault list using two kinds of fault simulation method together. We realize CD domino circuits in VHDL and perform the proposed fault simulation for the combinational part of some benchmark circuits of ISCAS'89 on a VHDL simulator. Fault coverage for random vectors was obtained for s27 to s1494 under the limitation of simulation time.
- 社団法人電子情報通信学会の論文
- 2002-10-01
著者
-
Kinoshita Kozo
Faculty Of Informatics Osaka Gakuin University
-
Kinoshita Kozo
Faculty Of Engineering Osaka University
-
Shirai Takanori
Department Of Applied Physics Graduate School Of Engineering Osaka University
-
Shimizu Kazuya
Department Of Molecular Biology And Biochemistry Osaka University Graduate School Of Medicine/facult
-
Shimizu Kazuya
Department Of Applied Physics Graduate School Of Engineering Osaka University
-
TAKAMURA Masaya
Department of Applied Physics, Graduate School of Engineering, Osaka University
-
ITAZAKI Noriyoshi
Department of Applied Physics, Graduate School of Engineering, Osaka University
-
Itazaki Noriyoshi
Department Of Applied Physics Graduate School Of Engineering Osaka University
-
Takamura Masaya
Department Of Applied Physics Graduate School Of Engineering Osaka University
-
Kinoshita Kozo
Faculty of Informatics, Osaka Gakuin University
-
Shimizu Kazuya
Department of Applied Chemistry, Keio University
関連論文
- Throughput Analysis of ARQ Schemes in Dialogue Communication over Half-Duplex Line
- Traffic Analysis of the Stop-and-Wait ARQ over a Markov Error Channel
- Channel-Grouping Methods on Go-Back-N ARQ Scheme in Multiple-Parallel-Channel System
- A Novel ATPG Method for Capture Power Reduction during Scan Testing(Dependable Computing)
- A Per-Test Fault Diagnosis Method Based on the X-Fault Model(Dependable Computing)
- A New Method for Low-Capture-Power Test Generation for Scan Testing(Dependable Computing)
- On Design for I_-Based Diagnosability of CMOS Circuits Using Multiple Power Supplies(Computer Components)
- Testing Core-Based System-on-a-Chip Designs
- Transistor Leakage Fault Diagnosis for CMOS Circuits(Special Issue on Test and Diagnosis of VLSI)
- Transistor Leakage Fault Diagnosis with I_DDQ and Logic Information
- Roles of the Intercellular Adhesion Molecule Nectin in Intracellular Signaling
- Testing of k-FR Circuits under Highly Observable Condition
- Efficient Methods for Guided-Probe Diagnosis (Special Issue on VLSI Testing and Testable Design)
- Synthesis of Testable Sequential Circuits with Reduced Checking Sequences (Special Issue on VLSI Testing and Testable Design)
- Reduction of the Target Fault List and Fault Simulation Method for Crosstalk Faults in Clock-Delayed Domino Circuits(Special Issue on Test and Verification of VLSI)
- IDDQ Test Time Reduction by High Speed Charging of Load Capacitors of CMOS Logic Gates(Special Issue on Test and Verification of VLSI)
- Total Syntheses of Natural Pseurotins A, F_2, and Azaspirene
- Novel Cell-Cell Adhesion System
- Nectins and nectin-like molecules: Roles in cell adhesion, migration, and polarization
- A Reduced Scan Shift Method for Sequential Circuit Testing (Special Section on VLSI Design and CAD Algorithms)
- Throughput Performances of ARQ Protocols Operating over Generalized Two-State Markov Error Channel
- Efficient Guided-Probe Fault Location Method for Sequential Circuits
- Acceleration Techniques of Multiple Fault Test Generation Using Vector Pair Analysis
- Retiming for Sequential Circuits with a Specified Initial State and Its Application to Testability Enhancement
- Highly-efficient Anaerobic Digestion of Refractory Organic Waste Using Subcritical Water Hydrolysis as Pretreatment Process
- Distinctive expression of CD133 between intraductal papillary neoplasms of the bile duct and bile duct adenocarcinomas
- Application of Lactobacillus plantarum ATCC 8014 for Wastewater Treatment in Fisheries Industry Processing