Transistor Leakage Fault Diagnosis for CMOS Circuits(Special Issue on Test and Diagnosis of VLSI)

スポンサーリンク

概要

• 論文の詳細を見る

• This paper presents a new methodology for diagnosing transistor leakage faults in a CMOS circuit by using both I_<DDQ> and logic value information. A hierarchical procedure is used to identify and delete impossible fault candidates efficiently and a procedure is employed to generate diagnostic tests for improving diagnostic resolution. A novel approach for handling the intermediate output voltage of a faulty gate is used in new methods for fault simulation and diagnostic test generation based on primary output values. Experimental results on ISCAS'85 circuits show the effectiveness of the proposed methodology.

• 社団法人電子情報通信学会の論文
• 1998-07-25

著者

• WEN Xiaoqing

  Kyushu Institute of Technology

• Kawano K

  Okayama Univ. Okayama‐shi Jpn

• Tamamoto H

  The Department Of Information Engineering Akita University

• Tamamoto Hideo

  The Department Of Information Engineering Akita University

• Kawano K

  Information Technology Center Okayama University

• Saluja K

  Department Of Electrical And Computer Engineering University Of Wisconsin-madison

• Saluja Kewal

  Department Of Electrical And Computer Engineering University Of Wisconsin-madison

• Saluja Kewal

  Univ. Wisconsin‐madison Usa

• Wen Xiaoqing

  Faculty Of Computer Science And Systems Engineering Kyushu Institute Of Technology

• Kinoshita K

  Department Of Information Networking Graduate School Of Information Science And Technology Osaka Uni

• Kinoshita Kozo

  Faculty Of Informatics Osaka Gakuin University

• Xiaoqing WEN

  the Department of Information Engineering, Akita University

• SALUJA Kewal

  the Department of Electrical and Computer Engineering, University of Wisconsin

• KINOSHITA Kozo

  the Department of Applied Physics, Osaka University

• Xiaoqing Wen

  Department Of Information Engineering Mining College Akita University

• Xiaoqing Wen

  The Department Of Information Engineering Akita University

• Saluja Kewal

  The Department Of Electrical And Computer Engineering University Of Wisconsin

関連論文

• 組合せ回路および順序回路に対する診断用テスト圧縮法(LSIシステムの実装・モジュール化・インタフェース技術, テスト技術)
• High Launch Switching Activity Reduction in At-Speed Scan Testing Using CTX: A Clock-Gating-Based Test Relaxation and X-Filling Scheme
• High Temperature PTC Thermistor Using Ba Cobaltite
• Influences of A-site Partial Substitution for BaCo_Fe_O_3 Oxide on Perovskite Structure and Oxygen Permeability
• Compression/Scan Co-design for Reducing Test Data Volume, Scan-in Power Dissipation, and Test Application Time(Dependable Computing)
• Wrapper Scan Chains Design for Rapid and Low Power Testing of Embedded Cores(Dependable Computing)
• 41 Pseudohypoparathyroidism type Ib with atypical features : the relationship with DNA methylation pattern in XLαs region of GNAS1 gene
• 組合せ回路および順序回路に対する診断用テスト圧縮法(LSIシステムの実装・モジュール化・インタフェース技術, テスト技術)
• An Efficient Agent Control Method for Time-Constrained Applications
• BS-8-5 A Control Method of Agents with Heterogeneous Work Demand for Time Constraint Applications(BS-8. Technology and Architecture for Ubiquitous Network Systems,ENGLISH SESSION)
• Delay Fault Testing of Processor Cores in Functional Mode(Dependable Computing)
• Program-Based Delay Fault Self-Testing of Processor Cores
• Program-Based Delay Fault Self-Testing of Processor Cores (デザインガイア2003--VLSI設計の新しい大地を考える研究会)
• Program-Based Delay Fault Self-Testing of Processor Cores (デザインガイア2003--VLSI設計の新しい大地を考える研究会)
• Program-Based Delay Fault Self-Testing of Processor Cores (デザインガイア2003--VLSI設計の新しい大地を考える研究会)
• Program-Based Delay Fault Self-Testing of Processor Cores
• Multilevel Hierarchical Mobility Management in Densely Meshed Networks(Network)
• BS-10-11 A Fair and Effective Scheduling Algorithm for Multi-Agent Systems on Heterogeneous Environments(BS-10. Network Controls for High-Quality Communications)
• Enhanced Fallback+ : An Efficient Multiconstraint Path Selection Algorithm for QoS Routing(Internet)
• A Study on Estimation of Mobility of Terminals for Hierarchical Mobility Management Scheme(Mobility Management)(Networking Technologies for Mobile Internet Systems)
• A Design for Integrated Wireless Network with Flexible Bandwidth Assignment(Mobility Management)(Mobile Multimedia Communications)
• A Multipoint-to-Multipoint Routing Method for Load Balanced Communications in Large Scale Networks(Network)
• SB-14-5 A Distributed IP Mobility Management Scheme for Efficient Utilization of Network Resources
• A Mobility-Based Terminal Management in IPv6 Networks(Special Issue on Mobile Multimedia Communications)
• Network Map Architecture Using Inter-Agent Communication Techniques for Multiple QoS Routing
• Holonic Network: A New Network Architecture for Personalized Multimedia Communications Based on Autonomous Routing (Special Issue on Telecommunications Network Planning and Design)
• トランジスタ短絡故障モデルにおける等価故障解析について
• High Launch Switching Activity Reduction in At-Speed Scan Testing Using CTX : A Clock-Gating-Based Test Relaxation and X-Filling Scheme
• Addressing Defect Coverage through Generating Test Vectors for Transistor Defects
• Maximizing Stuck-Open Fault Coverage Using Stuck-at Test Vectors
• Fault Simulation and Test Generation for Transistor Shorts Using Stuck-at Test Tools
• 完全故障検出効率を保証するレジスタ転送レベルデータパスの非スキャンテスト容易化設計法
• A Study of Capture-Safe Test Generation Flow for At-Speed Testing
• On Detection of Bridge Defects with Stuck-at Tests
• A Novel Per-Test Fault Diagnosis Method Based on the Extended X-Fault Model for Deep-Submicron LSI Circuits
• Throughput Analysis of ARQ Schemes in Dialogue Communication over Half-Duplex Line
• Traffic Analysis of the Stop-and-Wait ARQ over a Markov Error Channel
• Channel-Grouping Methods on Go-Back-N ARQ Scheme in Multiple-Parallel-Channel System
• A Novel ATPG Method for Capture Power Reduction during Scan Testing(Dependable Computing)
• A Per-Test Fault Diagnosis Method Based on the X-Fault Model(Dependable Computing)
• A New Method for Low-Capture-Power Test Generation for Scan Testing(Dependable Computing)
• On Design for I_-Based Diagnosability of CMOS Circuits Using Multiple Power Supplies(Computer Components)
• An Alternative Test Generation for Path Delay Faults by Using N_i-Detection Test Sets(Test)(Dependable Computing)
• An Alternative Test Generation for Path Delay Faults by Using N_i-Detection Test Sets
• Diagnosing Crosstalk Faults in Sequential Circuits Using Fault Simulation(Special Issue on Test and Verification of VLSI)
• Testing Core-Based System-on-a-Chip Designs
• Compaction of Test Vectors for IDDQ Testing of Sequential Circuits
• Transistor Leakage Fault Diagnosis for CMOS Circuits(Special Issue on Test and Diagnosis of VLSI)
• Transistor Leakage Fault Diagnosis with I_DDQ and Logic Information
• 順序回路のブリッジ故障に対するIDDQテストのための静的なテスト系列圧縮法 (テストと設計検証論文特集)
• 順序回路に対するIDDQテスト時間短縮について
• 順序回路に対するIDDQテスト時間短縮について
• 順序回路に対するIDDQテスト時間短縮について
• Improving Random Pattern Testability with Partial Circuit Duplication Approach(Special Issue on Test and Diagnosis of VLSI)
• ランダムアクセススキャン : テスト時消費電力,テストデータ量,テスト時開削減法(VLSI設計とテスト)
• Testing of k-FR Circuits under Highly Observable Condition
• Efficient Methods for Guided-Probe Diagnosis (Special Issue on VLSI Testing and Testable Design)
• Synthesis of Testable Sequential Circuits with Reduced Checking Sequences (Special Issue on VLSI Testing and Testable Design)
• Reduction of the Target Fault List and Fault Simulation Method for Crosstalk Faults in Clock-Delayed Domino Circuits(Special Issue on Test and Verification of VLSI)
• IDDQ Test Time Reduction by High Speed Charging of Load Capacitors of CMOS Logic Gates(Special Issue on Test and Verification of VLSI)
• A Reduced Scan Shift Method for Sequential Circuit Testing (Special Section on VLSI Design and CAD Algorithms)
• Test Sequence Generation for Sequential Circuits with Distinguishing Sequences (Special Section on VLSI Design and CAD Algorithms)
• Analysis of I_ Occurrence in Testing
• A Unified Procedure to Overcome the Byzantine General's Problem for Inter-gate and Intra-gate Bridging Faults in CMOS Circuits (特集 電子システムの設計技術と設計自動化)
• 完全故障検出効率を保証するレジスタ転送レベルデータパスの非スキャンテスト容易化設計法
• On the Effect of Size of Fault Word in Parallel Fault Simulation
• On Delay Test Quality for Test Cubes
• A GA-Based X-Filling for Reducing Launch Switching Activity toward Specific Objectives in At-Speed Scan Testing
• Distribution-Controlled X-Identification for Effective Reduction of Launch-Induced IR-Drop in At-Speed Scan Testing
• An Efficient Agent Execution Control Method for Content-Based Information Retrieval with Time Constraints
• A Dynamic Spectrum Assignment Method for Call Blocking Probability Reduction in WiFi/WiMAX Integrated Networks
• A Capture-Safety Checking Metric Based on Transition-Time-Relation for At-Speed Scan Testing
• Estimation of Delay Test Quality and Its Application to Test Generation

もっと見る 閉じる

スポンサーリンク