Throughput Performances of ARQ Protocols Operating over Generalized Two-State Markov Error Channel
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, we analyze the throughput of the Stop-and-wait and Go-back-N ARQ schemes over an unreliable channel modeled by the two-state Markov process. Generally, in these states, block error probabilities are different. From analytical results and numerical examples, we show that the throughput of the Stop-and-wait ARQ scheme only depends on overall average error probability, while that of the Go-back-N ARQ scheme depends on the characteristic of the Markov process.
- 社団法人電子情報通信学会の論文
- 1994-01-25
著者
-
Hayashida Yukuo
Faculty Of Science And Engineering Saga University
-
Komatsu Masaharu
Faculty Of Engineering Osaka University
-
Kinoshita Kozo
Faculty Of Engineering Osaka University
関連論文
- KASTAM: A Model of Kanji Learning for Knowledge Stability
- Game Style CAI System for Kanji Learning on WWW
- Throughput Analysis of ARQ Schemes in Dialogue Communication over Half-Duplex Line
- Traffic Analysis of the Stop-and-Wait ARQ over a Markov Error Channel
- Channel-Grouping Methods on Go-Back-N ARQ Scheme in Multiple-Parallel-Channel System
- A Novel ATPG Method for Capture Power Reduction during Scan Testing(Dependable Computing)
- A Per-Test Fault Diagnosis Method Based on the X-Fault Model(Dependable Computing)
- A New Method for Low-Capture-Power Test Generation for Scan Testing(Dependable Computing)
- On Design for I_-Based Diagnosability of CMOS Circuits Using Multiple Power Supplies(Computer Components)
- Testing of k-FR Circuits under Highly Observable Condition
- Efficient Methods for Guided-Probe Diagnosis (Special Issue on VLSI Testing and Testable Design)
- Synthesis of Testable Sequential Circuits with Reduced Checking Sequences (Special Issue on VLSI Testing and Testable Design)
- Reduction of the Target Fault List and Fault Simulation Method for Crosstalk Faults in Clock-Delayed Domino Circuits(Special Issue on Test and Verification of VLSI)
- IDDQ Test Time Reduction by High Speed Charging of Load Capacitors of CMOS Logic Gates(Special Issue on Test and Verification of VLSI)
- A Reduced Scan Shift Method for Sequential Circuit Testing (Special Section on VLSI Design and CAD Algorithms)
- Throughput Performances of ARQ Protocols Operating over Generalized Two-State Markov Error Channel
- Efficient Guided-Probe Fault Location Method for Sequential Circuits
- Acceleration Techniques of Multiple Fault Test Generation Using Vector Pair Analysis
- Retiming for Sequential Circuits with a Specified Initial State and Its Application to Testability Enhancement
- Development of a CAI System for Shogi using Information Network
- Approximate Analysis of Message Delay Performance of Selective-Repeat ARQ Scheme with Limited Retransmissions and Its Characteristics(The IEICE Transactions (publishedin Japanese) Vol. J 86-B, No.6(Communications))
- Exact Analysis of Performance of Selective-Repeat ARQ Scheme with Limited Retransmissions(The IEICE Transactions (publishedin Japanese) Vol. J 86-B, No.6(Communications))